





8086 Inputs






System Bus of 8086(Data + Control)










$M/IO'$	$RD'$	$WR'$	Bus cycle
1	0	1	$MEMR'$
1	1	0	$MEMW'$
0	0	1	$IOR'$
0	1	0	$IOW'$






Memory Decoder






## Memory Interfacing





I/O Decoder




## 8255<sub>1</sub>, 8255<sub>2</sub>, 8255<sub>3</sub> Interface to the processor










## TEST RAM 6164 Interface to the processor

All inputs from 8255<sub>1</sub>

PA<sub>0</sub> – PA<sub>7</sub>

PB<sub>0</sub> – PB<sub>4</sub>



A<sub>0</sub> – A<sub>7</sub>

A<sub>8</sub> – A<sub>12</sub>

PB<sub>7</sub>

$\overline{\text{CE}}$

6164

V<sub>CC</sub>

$\overline{\text{CS}}$

PB<sub>5</sub>

$\overline{\text{WE}}$

PB<sub>6</sub>

$\overline{\text{OE}}$

