EE5311: Digital IC Design Assignment 2

Arjun Menon V Srinivas R Ashwanth S EE18B104 EE18B136 EE18B040 Electrical Engineering IIT Madras

October 2, 2021

The drive folder containing the libraries for the designs can be accessed using this link.

1 Experiment

This assignment involves schematic and layout design for the Carry-Out circuit of an adder. The circuit takes in three inputs A, B and C_{in} and generates $\overline{C_{out}}$.

$$\overline{C_{out}} = \overline{AB + BC_{in} + C_{in}A}$$

The schematic and layout design for the logic gates were performed using the Electric VLSI tool and the SPICE simulations were performed using LTSpice. Three sets of gate sizes were analysed ($\lambda = 11$ nm):

- 1. _1*X* **Design** (*Arjun*)
 - LHS Stack $L = 2\lambda$, $W_n = 8\lambda$, $W_p = 16\lambda$
 - RHS Stack L = 2λ , $W_n = 8\lambda$, $W_p = 16\lambda$
- 2. _2X **Design** (Srinivas)
 - LHS Stack $L = 2\lambda$, $W_n = 16\lambda$, $W_p = 32\lambda$
 - RHS Stack L = 2λ , $W_n = 8\lambda$, $W_p = 16\lambda$
- 3. _4X **Design** (Ashwanth)
 - LHS Stack L = 2λ , $W_n = 24\lambda$, $W_p = 48\lambda$
 - RHS Stack L = 2λ , $W_n = 8\lambda$, $W_p = 16\lambda$

In order to maintain a fixed V_{DD} —GND pitch of 50λ , the larger transistors are divided into fingers. NMOS transistors in all the designs use a width of 8λ while PMOS transistors use a width of 16λ . Thus, fingers are not used in the $_1X$ design.

2 Schematic




Figure 1: Schematic of Carry-Out Circuit for _1*X* dimensions




Figure 2: Schematic of Carry-Out Circuit for _2*X* dimensions




Figure 3: Schematic of Carry-Out Circuit for _4*X* dimensions

3 Layout




Figure 4: Layout of Carry-Out Circuit for _1*X* dimensions




Figure 5: Layout of Carry-Out Circuit for _2*X* dimensions




Figure 6: Layout of Carry-Out Circuit for _4*X* dimensions

4 Functional Simulation

Verification of Truth Table of the logic gates.




Figure 7: Functionality of Carry-Out Circuit

5 DRC and LVS results

DRC and LVS results of the layouts

5.1 1X



Figure 8: DRC and LVS of 1X

5.2 2X




Figure 9: DRC and LVS of 2X

5.3 4X



Figure 10: DRC and LVS of 4X
