

# EE5311: Digital IC Design

## Assignment 2

Arjun Menon V   Srinivas R   Ashwanth S  
EE18B104   EE18B136   EE18B040  
Electrical Engineering  
IIT Madras

October 2, 2021

The drive folder containing the libraries for the designs can be accessed using this [link](#).

### 1 Experiment

This assignment involves schematic and layout design for the Carry-Out circuit of an adder. The circuit takes in three inputs  $A$ ,  $B$  and  $C_{in}$  and generates  $\overline{C_{out}}$ .

$$\overline{C_{out}} = \overline{AB + BC_{in} + C_{in}A}$$

The schematic and layout design for the logic gates were performed using the Electric VLSI tool and the SPICE simulations were performed using LTSpice. Three sets of gate sizes were analysed ( $\lambda = 11\text{nm}$ ):

#### 1. \_1X Design (*Arjun*)

- **LHS Stack**  $L = 2\lambda$ ,  $W_n = 8\lambda$ ,  $W_p = 16\lambda$
- **RHS Stack**  $L = 2\lambda$ ,  $W_n = 8\lambda$ ,  $W_p = 16\lambda$

#### 2. \_2X Design (*Srinivas*)

- **LHS Stack**  $L = 2\lambda$ ,  $W_n = 16\lambda$ ,  $W_p = 32\lambda$
- **RHS Stack**  $L = 2\lambda$ ,  $W_n = 8\lambda$ ,  $W_p = 16\lambda$

#### 3. \_4X Design (*Ashwanth*)

- **LHS Stack**  $L = 2\lambda$ ,  $W_n = 24\lambda$ ,  $W_p = 48\lambda$
- **RHS Stack**  $L = 2\lambda$ ,  $W_n = 8\lambda$ ,  $W_p = 16\lambda$

In order to maintain a fixed  $V_{DD}$ —GND pitch of  $50\lambda$ , the larger transistors are divided into fingers. NMOS transistors in all the designs use a width of  $8\lambda$  while PMOS transistors use a width of  $16\lambda$ . Thus, fingers are not used in the \_1X design.

# 2 Schematic




Figure 1: Schematic of Carry-Out Circuit for \_1X dimensions




Figure 2: Schematic of Carry-Out Circuit for \_2X dimensions




Figure 3: Schematic of Carry-Out Circuit for \_4X dimensions

### 3 Layout




Figure 4: Layout of Carry-Out Circuit for \_1X dimensions




Figure 5: Layout of Carry-Out Circuit for \_2X dimensions




Figure 6: Layout of Carry-Out Circuit for \_4X dimensions

## 4 Functional Simulation

Verification of Truth Table of the logic gates.




Figure 7: Functionality of Carry-Out Circuit

## 5 DRC and LVS results

DRC and LVS results of the layouts

### 5.1 1X

```
Activities com-sun-electric-Launcher Sat 12:00
Electric Messages
Electric's log file is /home/arjunmenonv/Arjun_acads/Year4/DigIC/Digital-IC-Design/Assignment 2/electric.log.
=====1=====
Library /home/arjunmenonv/Arjun_acads/Year4/DigIC/Digital-IC-Design/Assignment%202/carryOut_1x.jelib read, took 0.039 secs
Checking library 'carryOut_1x' for repair... library checked
No errors found
=====2=====
Must start new arc from one node or arc; or wire two node/arcs together
=====3=====
Running DRC with area bit on, extension bit on, Mosis bit
Checking again hierarchy .... (0.006 secs)
Found 21 networks
Checking cell 'cOut_1x{lay}'
No errors/warnings found
0 errors and 0 warnings found (took 1.261 secs)
=====4=====
Hierarchical NCC every cell in the design: cell 'cOut_1x_schem{sch}' cell 'cOut_1x{lay}'
Comparing: carryOut_1x:cOut_1x_schem{sch} with: carryOut_1x:cOut_1x{lay}
exports match, topologies match, sizes not checked in 0.027 seconds.
Summary for all cells: exports match, topologies match, sizes not checked
NCC command completed in: 0.034 seconds.
```

Figure 8: DRC and LVS of 1X

**5.2 2X**




Figure 9: DRC and LVS of 2X

**5.3 4X**




Figure 10: DRC and LVS of 4X

---

★ ★ ★