```
2
3
4
     // fifo
5
6
     module fifo 16x9 router(clk, reset, data in, write enb, read enb, soft reset, lfd state, full,
     empty,data out);
7
8
     // declaring the input and ouput ports
9
          input clk,reset,write enb,read enb,lfd_state,soft_reset;
10
11
          input [7:0]data in;
12
          output full,empty;
13
          output reg [7:0]data out;
14
15
     // declaring the internal write addr read addr memory and fifi down count reg
16
17
          reg [5:0]write addr,read addr;
18
          reg [8:0]mem[0:15];
19
          reg [6:0] fifo down counter;
20
          reg lfd state temp;
21
          integer i;
22
23
     /* delaying the lfd state bcuz its arriving at one clock from the fsm mean
24
     while data header comes at 2 clock pulses from register so we synxc the
25
     two things so we using d flip flop to genrate 1 clk delay for 1fd state */
26
27
28
          always@(posedge clk)
29
            begin
30
              if(!reset)
                 lfd_state_temp<=0;</pre>
31
32
33
                   lfd state temp<=lfd state;</pre>
34
             end
35
36
        // assign lfd state = lfd state temp;
37
38
          /*always@(posedge clk)
39
           begin
40
                if(write enb && (!full))
41
                   mem[write addr[3:0]][8] <= lfd state temp;</pre>
42
43
                    mem[write addr[3:0]][8] <= mem[write addr[3:0]][8] ;</pre>
44
              end */
45
46
     // increment the write and read address
47
48
            always@(posedge clk)
49
             begin
              if(!reset )
50
51
                      {read addr, write addr}<=0;</pre>
52
                  else if(soft reset)
53
                     {write addr, read addr} <= 0;
54
                  else
55
                      begin
56
                      if(write_enb && (!full))
57
58
                      if (read enb && (!empty))
59
                     read addr <= read addr +1;</pre>
60
                   end
61
              end */
62
     // increment the read address
63
64
         /*always@(posedge clk)
65
             begin
66
                  if(!reset)
67
                    read addr<=0;</pre>
```

else if(soft reset)

```
69
                      read addr<=0;
 70
                    else if (read enb && (!empty))
 71
                       read addr <= read addr +1;
 72
               end
 73
 74
      // writing opearion
 75
 76
           always@(posedge clk)
 77
                begin
 78
                     if(!reset)
 79
                       begin
 80
                         for (i=0; i<16; i=i+1)
 81
                                 begin
 82
                             mem[i] \le 0;
 83
                                  end
 84
                             write addr<=0;</pre>
 85
                      end
 86
                     else if(soft reset)
 87
                         begin
 88
                            for (i=0; i<16; i=i+1)
 89
                                   begin
 90
                                mem[i] \le 0;
 91
                                   end
 92
                                   write addr<=0;
 93
                      end
 94
                     else
 95
                        if(write enb && (!full))
 96
                     begin
 97
                      mem[write addr[3:0]]<={lfd state temp,data in};</pre>
 98
                         write addr <= write addr+1;</pre>
 99
                          //mem[write addr[3:0]][8] <= lfd state temp;</pre>
100
101
102
             end
103
104
      // read opearion
105
106
            always@(posedge clk)
107
                   begin
108
                   if(!reset) begin
109
                         data out <= 0;
110
                             read addr<=0; end
111
                   else if (soft reset) begin
112
                        data out<=8'bzzzz zzzz;
113
                             read addr<=0; end</pre>
114
                     else if (fifo down counter ==0 && data out !=0)
115
                         data out<=8'bzzzz zzzz;</pre>
116
                      else
117
                      if(read_enb && (!empty))
118
                             begin
119
                    data out<=mem[read addr[3:0]];</pre>
120
                         read addr <= read addr +1;
121
                           end
122
                   end
123
      /* fifo down count logic when hear byte recived it check that 8 bt of the byt
124
       it is one then fifo counte load with playload data then after ti decremented every clk
       pulse*/
125
126
127
            always@(posedge clk)
128
                   begin
129
                         if(!reset)
130
                             fifo down counter<=0;
131
                        else if(soft reset)
132
                             fifo down counter<=0;
133
134
                        else if(read_enb && !empty)
135
                                               begin
136
                                               if (mem[read addr[3:0]][8]==1'b1)
```

```
137
                            fifo down counter <= mem [read addr[3:0]][7:2]+1;
138
                       else if(fifo down counter != 0)
139
                            fifo down counter <= fifo down counter -1;
140
                   end
141
142
      // fifo full signal logic and empty signal logic
143
144
            assign full = ( (write addr[3:0] == read addr[3:0]) && (write addr[4] != read addr[4
            ]))?1'b1:1'b0;
145
            assign empty = ( (write addr[3:0] == read addr[3:0]) && (write addr[4] == read addr[4
            ]))?1'b1:1'b0;
146
147
      endmodule
148
149
150
      // fsmm
151
152
      module fsm router controller (clk, reset, pkt valid, busy, parity done, data in, soft reset 0,
      soft reset 1, soft reset 2, fifo full, low pkt valid, fifo empty 0, fifo empty 1, fifo empty 2,
      detect add, ld state, laf state, full state, write enb reg, rst int reg, lfd state);
153
154
      // declaring the input and output ports
155
156
          input clk,reset,pkt valid,parity done,soft reset 0,soft reset 1,soft reset 2,
          fifo full, low pkt valid, fifo empty 0, fifo empty 1, fifo empty 2;
157
          input [1:0]data in;
158
          output detect add, ld state, laf state, full state, rst int reg, lfd state;
159
          output busy, write enb reg;
160
      // parameter and internal next state, present state regs declarations
161
162
          parameter DECODE ADDRESS=3'b000, LOAD FIRST DATA=3'b001, WAIT TILL EMPTY=3'b010,
          LOAD DATA=3'b011, FIFO FULL STATE=3'b100, LOAD AFTER FULL=3'b101, LOAD PARITY=3'b110,
          CHECK PARITY ERROR=3'B111;
163
          reg [1:0]addr data;
164
          reg [2:0]present,next;
165
166
      // storng detecting the destination address signal
167
168
          always@(*)
169
             begin
170
              if(!reset)
171
                 addr data<=0;
172
             else
173
              begin
174
                    if(detect add)
175
                     addr data <= data in;
176
                    end
177
178
              end
179
180
      // sequntial logic for present state
181
182
          always@(posedge clk)
183
              begin
184
                    if(!reset)
185
                      present<=DECODE ADDRESS;</pre>
186
                        else if(soft reset 0 || soft reset 1 || soft reset 2)
187
                      present<=DECODE ADDRESS;</pre>
188
                    else
189
                  present<=next;</pre>
190
               end
191
192
      // combinational logic for next state
193
194
          always@(*)
195
                 begin
196
                       case (present)
197
                       DECODE ADDRESS:
198
                                       if((pkt valid && addr data == 2'd0 && fifo empty 0) || (
```

```
pkt valid && addr data == 2'd2 && fifo empty 2))
199
                                 begin
200
                                         next=LOAD FIRST DATA;
201
202
                              else if((pkt_valid && addr_data == 2'd0 && (!fifo_empty_0)) || (
                              pkt valid && addr data == 2'd1 && (!fifo empty 1)) || (pkt valid
                               && addr data == 2 && (!fifo empty 2)))
203
                                begin
204
                                 next=WAIT TILL EMPTY;
205
206
                              else
207
                              begin
208
                                 next=DECODE ADDRESS;
209
210
                       WAIT_TILL_EMPTY:
211
                                                if((addr data == 2'd0 && fifo empty 0) || (
                                                addr data == 2'd1 && fifo_empty_1) || (addr_data
                                               == 2'd2 && fifo empty 2))
212
                                  begin
213
                                         next=LOAD FIRST DATA;
214
                                  end
215
                                           else
216
                                               begin
217
                                                  next=WAIT TILL EMPTY;
218
219
                              LOAD FIRST DATA:
220
                                                     next=LOAD DATA;
221
                              LOAD DATA
222
                                                if(fifo full)
223
                                         begin
224
                                            next=FIFO FULL STATE;
225
                                  end
226
                                                else if ((!fifo full) && (!pkt valid))
227
                                 begin
228
                                     next=LOAD PARITY;
229
230
                           else
231
                              begin
232
                                next=LOAD DATA;
233
                                   end
234
                            FIFO FULL STATE :
235
                                 if(!fifo full)
236
                                begin
237
                                                     next=LOAD AFTER FULL;
238
                                 end
239
                              else
240
                                                 begin
241
                                    next=FIFO_FULL_STATE;
242
                                 end
2.43
                        LOAD AFTER FULL:
244
                                             if((!parity done) && (!low pkt valid))
245
                                    begin
246
                                       next=LOAD DATA;
247
                                        end
248
                                         else if((!parity_done) && low_pkt_valid)
249
                                            begin
250
                                                next=LOAD PARITY;
251
252
                            else if(parity_done)
253
                               begin
254
                                   next=DECODE ADDRESS;
255
                                    end
256
                     LOAD PARITY :
257
                                    next=CHECK PARITY ERROR;
258
                    CHECK_PARITY_ERROR:
259
                                            if(fifo full)
260
                                      begin
```

pkt valid && addr data == 2'd1 && fifo empty 1) || (

```
261
                                       next=FIFO FULL STATE;
262
                                         end
263
                                           else
264
                                             begin
265
                                       next=DECODE ADDRESS;
266
                                     end
267
                                   default:next=DECODE_ADDRESS;
268
                  endcase
269
270
         end
271
272
      // combinational logic for output
2.73
274
      // busy is going to low at decode state and load stae other states it was
275
      // high bcaz it is not
276
      // allowing new data from the sourece
277
         assign busy = (present == DECODE ADDRESS || present == LOAD DATA)?1'b0:1'b1;
278
279
280
         assign detect add =(present == DECODE ADDRESS)?1'b1:1'b0;
281
         assign ld state
                          =(present == LOAD DATA)?1'b1:1'b0;
282
         assign laf state =(present == LOAD AFTER FULL)? 1'b1:1'b0;
283
         assign full state = (present == FIFO FULL STATE)?1'b1:1'b0;
284
         assign lfd state =(present == LOAD FIRST DATA)?1'b1:1'b0;
285
         assign rst int reg=(present == CHECK PARITY ERROR)?1'b1:1'b0;
286
287
      // write enb reg going tp high only in these state bcaz , these stae have
288
      // capabul for sending payload and parity data to fifo when write enb reg is
289
      // high then only we know which fifo destinastion.neccasary to send the data
290
      // at he particluar stae
291
      //
292
293
        assign write enb reg = (present == LOAD DATA || present == LOAD PARITY || present ==
        LOAD AFTER FULL)? 1'b1:1'b0;
294
295
      endmodule
296
297
298
      // register
299
300
301
       module register router(clk,reset,pkt valid,data in,fifo full,rst int reg,detect add,
       ld state,laf state,full state,lfd state,parity done,low pkt valid,error,dout);
302
303
      // declaring the regs and wires
304
305
            input clk,reset,pkt valid,fifo full,rst int reg,detect add,ld state,laf state,
            full state, 1fd state;
306
            input [7:0]data in;
307
            output reg error,low_pkt_valid,parity_done;
308
            output reg [7:0]dout;
309
310
      // creating 4 internal register for header byt storing, internal parity
311
      // byte, packet parity byte, fifio full state byte each are 8 bits bcz all are bytes
312
313
           reg [7:0]header_byte,internal_parity_byte,packet_parity_byte,fifo_full_state_byte;
314
315
      // writing logic for header byte sstoring
      // header store add detect address and presetn state at load fikrst data and
316
317
      // pkt valid is high and corect address destination
318
319
         always@(posedge clk)
320
              begin
321
                   if(!reset)
322
                      begin
323
                           header byte<=0;
324
                      end
325
                   else
326
                       if(pkt valid && detect add && (data in[1:0] != 2'd3))
```

```
327
                        begin
328
                             header byte <=data in;
329
                        end
330
331
           end
332
      // logic for fifo sull state byte
333
      // stroing the data in after full state
334
335
           always@(posedge clk)
336
               begin
337
                                 if(!reset)
338
                           fifo full state byte <= 0;
339
                                         else if(ld state && fifo full)
340
                           fifo full_state_byte <= data_in;</pre>
341
                        else if(detect add)
342
                           fifo full state byte <= 0;
343
                        else
344
                                             fifo full state byte <= fifo full state byte;
345
346
                 end
347
348
349
      // writing logic for dout
350
      // data out is works only at play load data in header data writhout error
351
352
          always@(posedge clk)
353
              begin
354
               if(!reset)
355
                  begin
356
                   dout <= 0;
357
358
                  else if(detect add && pkt valid && (data in[1:0] != 2'd3))
359
                  begin
360
                       dout <=dout;</pre>
361
                       end
362
                       else if(lfd state)
363
                           begin
364
                              dout <= header byte;
365
366
                       else if(ld state &&(!fifo full))
367
                      begin
368
                              dout <=data in;</pre>
369
                      end
370
                  else if(full state)
371
                     begin
372
                        dout <= dout;</pre>
373
                      end
374
                       else if(laf state)
375
                          begin
376
                             dout<=fifo full state byte;</pre>
377
                          end
378
                       else
379
                           begin
380
                             dout <=dout;</pre>
381
                           end
382
                end
383
384
      // writing logic for internal parity
385
      // first it is ex or opeartion with header byte and then after contious ex or
386
      // wuith each pay load data stored into internal parity
387
388
389
           always@(posedge clk)
390
                  begin
391
               if(!reset)
392
                  begin
393
                       internal_parity_byte<=0;</pre>
394
                       end
```

```
395
                        else if(detect add)
396
                           begin
397
                              internal parity byte<=0;
398
                           end
399
                        else if(lfd state)
400
                        begin
401
                           internal parity byte <= internal parity byte ^ header byte;
402
403
                        else if(ld state && !fifo full)
404
                             begin
405
                               internal parity byte <= internal parity byte ^ data in;
406
                             end
407
                        else
408
                             begin
409
                     internal parity byte <= internal parity byte;
410
411
              end
412
413
      // writing logic for packet parity
414
      // packet parity check wheather state uis parity data only in this state
415
      // only we are getting parity of packets
416
417
           always@(posedge clk)
418
               begin
419
                 if(!reset)
420
                    begin
421
                        packet parity byte <= 0;</pre>
422
                         end
423
                          else if(detect add)
424
                             begin
425
                               packet parity byte <=0;
426
427
                          else if(ld state && (!pkt valid) && (!fifo full))
428
                     begin
429
                        packet_parity_byte <=data in;</pre>
430
431
                 else if(!pkt valid && rst int reg)
432
                     begin
433
                       packet parity byte<=0;</pre>
434
                     end
435
                         else
436
                             begin
437
                                packet parity byte <= packet parity byte;</pre>
438
                             end
439
                  end
440
441
      //parity done logic
442
443
          always@(posedge clk)
444
445
               begin
446
                if(!reset)
447
                    begin
448
                      parity done <= 1'b0;
449
450
                        else if(ld_state && (!pkt_valid) && (!fifo_full))
451
                             begin
452
                               parity done <=1'b1;</pre>
453
454
                        else if(laf state && (!parity done) && low pkt valid)
455
                             begin
456
                               parity done <=1'b1;</pre>
457
                             end
458
459
                        parity done <=1'b0;
460
                  end
461
462
463
      // error logic
```

```
464
465
         always@(posedge clk)
466
             begin
467
                   if(!reset)
468
                        error <=1'b0;
469
                       else if ((packet parity byte != internal parity byte) && parity done)
470
                        error <=1'b1;
471
                       else if((packet parity byte == internal parity byte) && parity done)
472
                            error <=1'b0;
473
                       else
474
                       error <= 0;
475
476
477
                   end
478
479
      // low packet valid logic this means if ther is no packets packet goes low so
480
      // this is negation of pkt valid
481
482
         always@(*)
483
                begin
484
                      if(!reset)
485
                   low pkt valid <=0;
486
                  else if(parity done)
487
                   low pkt valid <=1'b1;</pre>
488
                  else if(!pkt valid)
489
                           low pkt valid <=1'b1;</pre>
490
                  else
491
                   low pkt valid <=0;</pre>
492
493
              end
      endmodule
494
495
496
497
      // synchronizer
498
499
500
      module synchronizer router (detect add, data in, write enb reg, clk, reset, vld out 0, vld out 1
      ,vld out 2,read enb 0,read enb 1,read enb 2,write enb,fifo full,empty 0,empty 1,empty 2,
      soft_reset_0,soft_reset_1,soft_reset_2,full_0,full_1,full_2);
501
502
      // declaring the input and output ports
503
504
         input detect add, write enb reg, clk, reset, read enb 0, read enb 1, read enb 2, empty 0,
         empty 1,empty 2,full 0,full 1,full 2;
505
         input [1:0]data in;
506
         output vld out 0, vld out 1, vld out 2;
507
         output reg [2:0] write enb;
508
          output reg fifo full;
509
          output reg soft_reset_0,soft_reset_1,soft_reset_2;
510
511
      // creating the internal register
512
513
          reg [1:0]addr data;
514
          reg [6:0] out fifo 0 counter;
515
           reg [6:0]out fifo 1 counter;
516
           reg [6:0]out_fifo_2_counter;
517
      // storng detecting the destination address signal
518
519
          always@(posedge clk)
520
             begin
521
             if(!reset)
522
                 addr data <=0;
523
            else if(detect add)
524
                 addr data <= data in;
525
526
527
      // destinatoin addrss decodeing and sending write enb signal sending for
528
      // respective fifo
529
```

```
530
          always@(*)
531
              begin
532
                   if(!reset)
533
                     write enb=0;
534
535
                begin
536
                       if(write enb reg)
537
                         begin
538
                     case(addr data)
539
                        2'b00:write enb=3'b001;
540
                        2'b01:write enb=3'b010;
                        2'b10:write enb=3'b100;
541
542
                        default:write enb=3'b000;
543
                     endcase
544
                         end
545
                        else
546
                       write enb=3'b000;
547
                     end
548
               end
549
550
      // fifo full signal asserted based on full status of each fifo
551
552
           always@(*)
553
            begin
554
                    if(!reset)
555
                      fifo full=0;
556
557
                   begin
558
                       case(addr data)
559
                         2'b00:fifo full=full 0;
560
                         2'b01:fifo full=full 1;
561
                         2'b10:fifo full=full 2;
562
                     default:fifo full=0;
563
                      endcase
564
                   end
565
             end
      // valid out signal genration
566
567
568
          assign vld_out_0=~empty_0;
569
          assign vld_out_1=~empty_1;
570
          assign vld out 2=~empty 2;
571
572
     // soft start signal generation foer each fifo
573
     // the respective soft reset signal go high if read en is not asserted
574
      // with in colk cycle so we take colkc counter to counte clks
575
      // vld out being assrent being assreted and taking the reset condiotn also
576
577
      wire count 0 = (out fifo 0 counter == 6'd29) ? 1'b1:1'b0;
578
      wire count_1 = (out_fifo_1_counter == 6'd29) ? 1'b1:1'b0;
579
      wire count 2 = (out_fifo_2_counter == 6'd29) ? 1'b1:1'b0;
580
581
         always@(posedge clk)
582
            begin
583
                    if(!reset)
584
                         begin
585
                          soft reset 0 \le 0;
586
                           out_fifo_0_counter<=0;
587
                      end
588
                     else if(!vld out 0)
589
                      begin
590
                          soft_reset_0<=0;</pre>
591
                           out fifo 0 counter <= 0;
592
                      end
593
                         else if (read enb 0)
594
                           begin
595
                              soft reset 0 \le 0;
596
                               out_fifo_0_counter <=0;
597
                             end
598
                     else if(count 0 )
```

```
599
                       begin
600
                        out fifo 0 counter <=0;
601
                             soft reset 0<=1;
602
603
                      else
604
                       begin
605
                       out fifo 0 counter <= out fifo 0 counter+1;
606
                       soft reset 0 \le 0;
607
                   end
608
                  end
609
610
                      always@(posedge clk)
611
             begin
612
                     if(!reset)
613
                           begin
614
                            soft reset 1<=0;
                             out_fifo_1_counter<=0;</pre>
615
616
                       end
617
                      else if(!vld out 1)
618
                       begin
619
                            soft reset 1<=0;
620
                             out fifo 1 counter <= 0;
621
                       end
622
                           else if (read enb 1)
623
                             begin
                                 soft reset 1 <=0;</pre>
624
625
                                 out fifo 1 counter <=0;
626
                               end
627
                      else if(count 1)
628
                      begin
629
                        out fifo 1 counter <=0;
630
                             soft reset 1<=1;</pre>
631
                       end
                      else
632
633
                       begin
634
                       out fifo 1 counter <= out fifo 1 counter+1;
                       soft reset 1<=0;
635
636
                   end
637
                  end
638
639
                      always@(posedge clk)
640
             begin
641
                     if(!reset)
642
                           begin
643
                            soft reset 2 \le 0;
644
                             out_fifo_2_counter<=0;
645
                       end
646
                      else if(!vld out 2)
647
                       begin
648
                            soft_reset_2<=0;</pre>
649
                             out fifo 2 counter<=0;
650
                       end
651
                           else if (read enb 2)
652
653
                                 soft reset 2 <=0;
654
                                  out_fifo_2_counter <=0;
655
                               end
656
                      else if(count 2)
657
                      begin
658
                        out_fifo_2_counter <=0;</pre>
659
                             soft_reset_2<=1;</pre>
660
                       end
661
                      else
662
663
                       out fifo 2 counter <= out fifo 2 counter+1;
664
                       soft reset 2 \le 0;
665
                   end
666
                  end
667
       endmodule
```

```
669
670
671
      // top module
672
673
      module router_top(clk,reset,read_enb_0,read_enb_1,read_enb_2,data_in,pkt_valid,data_out_0
      ,data out 1,data out 2,valid out 0,valid out 1,valid out 2,error,busy);
674
675
      // input and output declaration
676
          input clk,reset,read enb 0,read enb 1,read enb 2,pkt valid;
677
          input [7:0]data in;
678
          output [7:0]data out 0,data out 1,data out 2;
679
          output valid out 0, valid out 1, valid out 2, error, busy;
680
      // declaring the internal wire for sub block connections
      // fifo output wires
681
682
683
         wire empty 0, full 0, empty 1, full 1, empty 2, full 2;
684
685
      // synchronizer output wires
686
687
         wire soft reset 0, soft reset 1, soft reset 2;
688
         wire [2:0] write enb;
689
690
      // fsm output wires
691
692
        wire detect add, ld state, laf state, full state, write enb reg, rst int reg, lfd state;
693
694
      // register output internal connections
695
696
        wire parity done, low pkt valid;
697
        wire [7:0]data out;
698
699
      /*
700
      module
      fsm_router_controller(clk,reset,pkt_valid,busy,parity_done,data_in,soft_reset_0,soft_rese
      t 1, soft reset 2, fifo full, low pkt valid, fifo empty 0, fifo empty 1, fifo empty 2, detect ad
      d,ld state,laf state,full state,write enb reg,rst int reg,lfd state);
701
      * /
702
703
      fsm router controller FSM(clk,reset,pkt valid,busy,parity done,data in[1:0],soft reset 0,
      soft reset 1, soft reset 2, fifo full, low pkt valid, empty 0, empty 1, empty 2, detect add,
      ld state,laf state,full state,write enb reg,rst int reg,lfd state);
704
705
      /*
706
      module
      synchronizer router (detect add, data in, write enb reg, clk, reset, vld out 0, vld out 1, vld ou
      t 2, read enb 0, read enb 1, read enb 2, write enb, fifo full, empty 0, empty 1, empty 2, soft res
      et 0, soft reset 1, soft reset 2, full 0, full 1, full 2);
707
708
709
      synchronizer router SYNCHRONIZER(
710
          detect add, data in[1:0], write enb reg, clk, reset, valid out 0, valid out 1, valid out 2,
          read enb 0, read enb 1, read enb 2, write enb, fifo full, empty 0, empty 1, empty 2,
          soft reset 0, soft reset 1, soft reset 2, full 0, full 1, full 2);
711
712
713
714
       module
       register router(clk, reset, pkt valid, data in, fifo full, rst int reg, detect add, ld state, la
       f state, full state, lfd state, parity done, low pkt valid, error, dout);
715
716
717
      register router REGISTER(clk,reset,pkt valid,data in,fifo full,rst int reg,detect add,
      ld state,laf state,full state,lfd state,parity done,low pkt valid,error,data out);
718
719
      /*
720
721
      fifo 16x9 router(clk, reset, data in, write enb, read enb, soft reset, lfd state, full, empty, dat
```

```
a out);
722
723
724
      fifo 16x9 router FIFO1(clk,reset,data out,write enb[0],read_enb_0,soft_reset_0,lfd_state,
      full 0,empty 0,data out 0);
      fifo_16x9_router FIFO2(clk,reset,data_out,write_enb[1],read_enb_1,soft reset 1,lfd state,
725
      full 1, empty 1, data out 1);
726
      fifo 16x9 router FIFO3(clk,reset,data out,write enb[2],read enb 2,soft reset 2,lfd state,
      full 2, empty 2, data out 2);
727
728
729
      endmodule
730
731
732
733
734
      // interface for source
735
736
      interface router source if(input bit clk);
737
738
739
      //
          input and output declaration
740
      //
            input clk, reset, read enb 0, read enb 1, read enb 2, pkt valid;
741
      //
            input [7:0]data in;
742
      //
            output [7:0]data out 0,data out 1,data out 2;
743
            output valid out 0, valid out 1, valid out 2, error, busy;
      //
744
745
746
747
             logic [7:0]data in;
748
             bit reset;
749
             bit pkt valid;
750
             bit error;
751
             bit busy;
752
753
      // declaring the clocking block for source driver
754
755
             clocking source drv@(posedge clk);
756
                  default input#1 output#1;
757
758
                     output reset;
759
                     output pkt valid;
760
                     output data in;
761
                     input busy;
762
                     input error;
763
764
             endclocking
765
766
      // declaring the clocking block for source monitor
767
768
             clocking source mon@(posedge clk);
769
                 default input#1 output#1;
770
771
                      input reset;
772
                      input pkt valid;
773
                      input data_in;
774
                      input busy;
775
                      input error;
776
777
             endclocking
778
779
      // modports for mon and drv
780
781
               modport S MON(clocking source mon);
782
               modport S DRV(clocking source drv);
783
784
      endinterface
```

```
789
790
791
      // destination interface
792
793
      interface router destin if(input bit clk);
794
795
          input and output declaration
796
      //
            input clk, reset, read enb 0, read enb 1, read enb 2, pkt valid;
797
      //
            input [7:0]data in;
798
      //
            output [7:0]data out 0,data out 1,data out 2;
799
      //
            output valid out 0, valid out 1, valid out 2, error, busy;
800
801
802
             logic [7:0]data out;
803
             bit read enb;
804
             bit valid out;
805
806
807
      // clocking block for destination driver
808
809
           clocking destin drv@(posedge clk);
810
                 default input#1 output#1;
811
812
                      output read enb;
813
                      input valid out;
814
                      input data out;
815
816
           endclocking
817
818
      // clocking block for destination monitor
819
820
           clocking destin mon@(posedge clk);
821
                default input #1 output #1;
822
823
                   input data out;
824
                   input read enb;
825
                  input valid out;
826
827
828
             endclocking
829
830
      // modports for destin drv and mon
831
832
            modport D MON(clocking destin mon);
833
            modport D DRV(clocking destin_drv);
834
835
      endinterface
836
837
838
839
      // Top module uvm
840
841
842
      module top();
843
844
      // including the uvm file
845
846
             import uvm pkg :: *;
847
            // include "uvm_macros.svh"
848
849
      // importing the tb files
850
851
             import router pkg :: *;
852
853
854
      // generating clock
855
```

```
856
             bit clk = 1'b0;
857
             always #10 clk = ~clk;
858
859
      // instantiating interace
860
              router_source_if VIF(clk);
861
862
              router_destin_if VIFO(clk);
863
              router destin if VIF1(clk);
864
              router destin if VIF2(clk);
865
866
867
868
       // instantiating DUT
869
      // top module
870
      //module
      router top(clk,reset,read enb 0,read enb 1,read enb 2,data in,pkt valid,data out 0,data o
      ut 1, data out 2, valid out 0, valid out 1, valid out 2, error, busy);
871
872
873
           router top DUT (
874
                           .clk(clk),
875
                           .reset(VIF.reset),
876
                           .read enb 0 (VIF0.read enb),
877
                           .read enb 1 (VIF1.read enb),
                           .read enb 2 (VIF2.read enb),
878
879
                           .data in (VIF.data in),
880
                           .pkt valid(VIF.pkt valid),
881
                           .data_out_0(VIF0.data_out),
882
                           .data_out_1(VIF1.data_out),
883
                           .data out 2 (VIF2.data out),
884
                           .valid out 0 (VIFO.valid out),
885
                           .valid out 1 (VIF1.valid out),
886
                           .valid out 2 (VIF2.valid out),
887
                           .error(VIF.error),
888
                           .busy(VIF.busy)
889
890
                            );
891
892
893
              initial begin
894
895
                        `ifdef VCS
896
                         $fsdbDumpvars(0,top);
897
                        `endif
898
899
      // setting the virtual interface for source agent and 3 destination agents
900
                        uvm config db #(virtual router source if) :: set(null,"*","vif",VIF);
                        uvm_config_db #(virtual router destin if) :: set(null,"*","vif0",VIF0);
901
                        uvm_config_db #(virtual router_destin_if) :: set(null,"*","vif1",VIF1);
902
903
                        uvm config db #(virtual router destin if) :: set(null,"*","vif2",VIF2);
904
      // calling the runtest()
905
906
                         run test();
907
                   end
908
909
910
      endmodule
911
912
913
914
915
916
917
      // class for destinationj agetn configratoion data base object
918
919
920
      class destin_agent_config extends uvm_object;
921
922
```

```
923
     // factory registration
924
925
                `uvm object utils (destin agent config)
926
927
      // declare the varible required
928
929
                  uvm_active_passive_enum is_active = UVM_ACTIVE;
930
      // declare the virtual inteface handle
931
932
                      virtual router destin if vif;
933
934
935
      // fucntion new construction
936
937
                 function new(string name = "destin agent config");
938
939
                                super.new(name);
940
941
                 endfunction
942
943
944
945
      endclass
946
947
948
949
950
951
952
953
      // source agent config
954
955
      class source agent config extends uvm object;
956
957
958
     // factory registration
959
960
              `uvm object utils (source agent config)
961
962
963
           uvm active passive enum is active = UVM ACTIVE;
964
965
966
     // declare virtual interfae handle
967
968
              virtual router source if vif;
969
     // function new constructor
970
971
972
973
             function new(string name = "source agent config" );
974
975
                   super.new(name);
976
977
             endfunction
978
979
980
981
982
983
      endclass
984
985
986
987
988
989
      //destination driver class
990
991
      class destin driver extends uvm driver #(destin xtn);
```

```
992
 993
       // factory registration
 994
 995
                 `uvm component utils (destin driver)
 996
 997
       // declare the virtual interface handle
 998
 999
                destin agent config m cfg;
1000
1001
                virtual router destin if.D DRV vif;
1002
       // funcion new constructor
1003
1004
1005
1006
              function new (string name = "destin driver", uvm component parent = null );
1007
1008
                        super.new(name,parent);
1009
1010
1011
               endfunction
1012
1013
       // build phase
1014
1015
                function void build phase(uvm phase phase);
1016
1017
                         super.build phase(phase);
                        // `uvm info(get full name(),"this is driver destin",UVM NONE)
1018
1019
                         if(!uvm_config_db #(destin_agent_config) :: get(this,"",
                         "destin agent config", m cfg))
                               `uvm fatal(get full name(), "cannot get the destin agetn config
1020
                               handle driver m cfg from desti agetn top")
1021
1022
                endfunction
       // connect phase connect the virtual interface to local interface
1023
1024
1025
                function void connect phase (uvm phase phase);
1026
1027
                        vif = m cfg.vif;
1028
1029
                endfunction
1030
1031
1032
        // task run phase here we send req and and then data req sended to new method for
        driving
1033
1034
                 task run phase (uvm phase phase);
1035
1036
                       forever
1037
                              begin
1038
                                     super.run phase(phase);
1039
1040
                                     seq item port.get next item(req);
1041
1042
1043
                                       send to dut();
1044
                                       req.print();
1045
1046
                                      seq item port.item done();
1047
1048
                              end
1049
                 endtask
1050
1051
1052
       // task send to dut
1053
1054
                task send_to_dut();
1055
1056
                          while(vif.destin drv.valid out !== 1'b1)
1057
                          begin
```

```
1058
                                @(vif.destin drv);
1059
                              end
1060
1061
                           repeat (req.delay)
1062
                                  begin
1063
                                        @(vif.destin drv);
1064
                                   end
1065
                           vif.destin drv.read enb <= 1'b1;</pre>
1066
1067
1068
                           while(vif.destin drv.valid out !== 1'b0)
1069
                          begin
1070
                                         @(vif.destin drv);
1071
                      end
1072
1073
                           vif.destin drv.read enb <= 1'b0;</pre>
1074
                    @(vif.destin drv);
1075
1076
1077
               endtask
1078
1079
1080
1081
1082
       endclass
1083
1084
1085
1086
1087
1088
1089
1090
1091
       // destination monitor class
1092
1093
       class destin monitor extends uvm monitor;
1094
1095
       // factory registration
1096
1097
                `uvm component utils (destin monitor)
1098
1099
       // declare virtual interface handle
1100
1101
                    destin agent config m cfg;
1102
                    virtual router destin if.D MON vif;
1103
       // declaring the destin transaction
1104
1105
                          destin xtn dmon;
1106
1107
       // tlm port for write to score board
1108
1109
               uvm analysis port #(destin xtn) dmon port;
1110
1111
       // function new constructor
1112
1113
1114
               function new(string name = "destin_monitor" , uvm_component parent = null );
1115
1116
                             super.new(name,parent);
1117
                             dmon port = new ("dmon port", this);
1118
1119
                endfunction
1120
1121
       // build phase
1122
                 function void build phase(uvm phase phase);
1123
1124
                         super.build_phase(phase);
                        // `uvm info(get_full_name(),"this is monitor destin",UVM_NONE)
1125
1126
                          if(!uvm config db #(destin agent config) :: get(this,"",
```

```
"destin agent config", m cfg))
1127
                                `uvm fatal(get full name(),"cannot get the destin agetn config
                               handle monitor m cfg from desti agetn top")
1128
1129
                 endfunction
1130
1131
       // connect phase connecting the virtual interface to local interface handle
1132
1133
                 function void connect phase (uvm phase phase);
1134
1135
                          vif = m cfg.vif;
1136
1137
                 endfunction
1138
1139
       // run phase
1140
1141
1142
                 task run phase (uvm phase phase);
1143
1144
                       forever
1145
                              begin
1146
1147
                                 collect data();
1148
                                 dmon.print();
1149
                                 dmon port.write(dmon);
1150
                              end
1151
1152
                 endtask
1153
1154
       // collect the data from interface
1155
1156
                 task collect data();
1157
                       dmon = destin xtn :: type id :: create("dmon");
1158
1159
1160
                       while( vif.destin mon.read enb !== 1'b1)
1161
                         begin
1162
                                    @(vif.destin mon);
1163
                             end
1164
                        @(vif.destin mon);
1165
                        dmon.header byte = vif.destin mon.data out;
1166
1167
                        @(vif.destin mon);
1168
                        dmon.payload = new[dmon.header byte[7:2]];
1169
                       foreach(dmon.payload[i])
1170
                           begin
                                while( vif.destin_mon.valid out !== 1'b1)
1171
1172
                                     begin
1173
                                           @(vif.destin_mon);
1174
                                     end
1175
                                dmon.payload[i] = vif.destin mon.data out;
1176
                                @(vif.destin mon);
1177
1178
                           end
1179
                        dmon.parity byte = vif.destin mon.data out;
1180
                           @(vif.destin_mon);
1181
1182
                 endtask
1183
1184
1185
       endclass
1186
1187
1188
```

```
1194
1195
       // destin seq class
1196
1197
       class destin seq extends uvm sequence #(destin xtn);
1198
       // factory registation
1199
1200
1201
                 `uvm object utils (destin seq)
1202
1203
      // function new constructor
1204
1205
               function new(string name = "destin seq");
1206
1207
                        super.new(name);
1208
1209
               endfunction
1210
      //build phase
1211
1212
1213
1214
      // task body for ganerate stimulus
1215
1216
              task body();
1217
              req = destin xtn :: type id :: create ("req");
1218
              start item(req);
1219
1220
1221
                 assert(req.randomize() with {(req.delay >0) && (req.delay < 30);})</pre>
1222
                      else
1223
                          begin
1224
                               `uvm fatal(get full name()," randomization not happend in
                              destinaion sequence check it")
1225
1226
              finish item(req);
1227
1228
              endtask
1229
1230
1231
1232
       endclass
1233
1234
1235
1236
      /destination sequencer class
1237
1238
      class destin_seqr extends uvm_sequencer #(destin_xtn);
1239
1240
       // factory registration
1241
1242
             `uvm component utils(destin seqr)
1243
1244
      // fuinction new constructor
1245
1246
             function new (string name="destin seqr" , uvm component parent= null);
1247
1248
                      super.new(name,parent);
1249
1250
1251
             endfunction
1252
1253
      // build phase
1254
1255
                  function void build phase(uvm phase phase);
1256
1257
                        super.build phase(phase);
1258
1259
                endfunction
       */
1260
1261
```

```
1262
       endclass
1263
1264
1265
1266
1267
1268
       // class deriver for source
1269
1270
       class source driver extends uvm driver #(source xtn);
1271
1272
1273
       // factory registration
1274
1275
              `uvm component utils(source driver)
1276
1277
1278
       // declare the virtual interface
1279
1280
                virtual router source if.S DRV vif;
1281
                 source agent config m cfg;
1282
1283
       // function new constructor
1284
1285
              function new(string name = "source driver" , uvm component parent = null);
1286
1287
1288
                      super.new(name,parent);
1289
1290
1291
              endfunction:new
1292
1293
      // build phase
1294
                function void build phase (uvm phase phase);
1295
1296
1297
                         super.build phase(phase);
1298
                        //`uvm info(get full name(),"this is driver soruce",UVM NONE)
1299
                        if(!uvm config db #(source agent config) :: get(this,"",
                        "source_agent_config",m_cfg))
1300
                                uvm fatal(get full name(),"cannot get the source agent config
                               handle driver m cfg from source agent top")
1301
1302
                endfunction
1303
1304
       // connect phase
1305
1306
                 function void connect phase (uvm phase phase);
1307
1308
                           vif = m cfg.vif;
1309
1310
                 endfunction
1311
1312
       // task run phase and send to dut method calling
1313
1314
               task run phase(uvm phase phase);
1315
                      super.run phase(phase);
1316
                             @(vif.source drv);
1317
                            vif.source drv.reset <= 1'b0;</pre>
1318
                            @(vif.source drv);
1319
                            vif.source drv.reset <= 1'b1;</pre>
1320
1321
1322
                      forever begin
1323
1324
                       seq item port.get next item(req);
1325
1326
                      send_to_dut(req);
1327
                       seq item_port.item_done();
1328
                      req.print();
```

```
1329
                       end
1330
               endtask
1331
1332
       // send to dut
1333
1334
             task send to dut(source xtn req);
1335
1336
                   while(vif.source drv.busy != 1'b0)
1337
1338
                         @(vif.source drv);
1339
                   end
1340
                   vif.source drv.pkt valid <= 1'b1;</pre>
1341
                   vif.source drv.data in
                                           <= req.header byte;</pre>
1342
                   @(vif.source drv);
1343
                   foreach(req.payload[i])
1344
                            begin
1345
                                while(vif.source drv.busy != 1'b0)
1346
                    begin
1347
                                     @(vif.source drv);
1348
                    end
1349
                                 vif.source drv.data in <= req.payload[i];</pre>
1350
                                 @(vif.source drv);
1351
                            end
1352
1353
                 vif.source drv.pkt valid <= 1'b0;</pre>
1354
                 vif.source drv.data in <= req.parity byte;</pre>
                  repeat(2)
1355
1356
                 @(vif.source_drv);
1357
             endtask
1358
1359
1360
1361
1362
       endclass
1363
1364
1365
1366
1367
1368
1369
       // class source monitor
1370
1371
       class source monitor extends uvm monitor;
1372
1373
       // factory registration
1374
1375
             `uvm component utils(source monitor)
1376
1377
       // dfeclare virtual interface
1378
1379
                 virtual router source if.S MON vif;
1380
                  source agent config m cfg;
1381
                 source xtn smon;
1382
1383
       // declaring the anlysis port
1384
1385
                  uvm_analysis_port #(source_xtn) smon_port;
1386
1387
1388
       // function new constructor
1389
1390
               function new (string name = "source monitor", uvm component parent = null );
1391
1392
                      super.new(name,parent);
1393
                      smon port = new("smon port",this);
1394
1395
              endfunction
1396
1397
       // build phase
```

```
1398
1399
                function void build phase (uvm phase phase);
1400
1401
                         super.build phase(phase);
1402
                       // `uvm info(get full name(), "this is monior soruce", UVM NONE)
1403
                        if(!uvm config db #(source agent config) :: get(this,"",
                        "source agent config", m cfg))
1404
                                fuvm fatal(get full name(),"cannot get the source agent config
                               handle monitor m cfg from source agent top")
1405
1406
                endfunction
1407
1408
1409
       // connect phase
1410
1411
                  function void connect phase (uvm phase phase);
1412
1413
                            vif = m cfg.vif;
1414
1415
                  endfunction
1416
1417
       // run phase
1418
1419
               task run phase (uvm phase phase);
1420
1421
                     forever
1422
                           begin
1423
1424
                                super.run phase(phase);
1425
                                collect data();
1426
                                 smon.print();
1427
                                 smon port.write(smon);
1428
1429
                           end
1430
               endtask
1431
1432
       // collect task for from interace to monnitor
1433
1434
               task collect data();
1435
                   smon = source xtn :: type id :: create("smon");
1436
                   while(vif.source mon.busy != 1'b0)
1437
                          @(vif.source mon);
1438
                   while(vif.source mon.pkt valid != 1'b1)
1439
                          @(vif.source mon);
1440
                   smon.header byte = vif.source mon.data in;
1441
                   @(vif.source mon);
1442
                    smon.payload = new[smon.header byte[7:2]];
1443
                   foreach(smon.payload[i])
1444
                          begin
1445
                                while(vif.source mon.busy != 1'b0)
1446
                                begin
1447
                                @(vif.source mon);
1448
1449
                                smon.payload[i] = vif.source mon.data in;
1450
                                @(vif.source mon);
1451
1452
                    smon.parity_byte = vif.source_mon.data_in;
1453
1454
                      @(vif.source mon);
1455
                      @(vif.source_mon);
1456
                      smon.error = vif.source mon.error;
1457
                      $display("Signal Error From Source Monitor = %0b", smon.error);
1458
1459
               endtask
1460
1461
1462
       endclass
```

```
1466
1467
1468
1469
       // source sequence class
1470
1471
      class source seq extends uvm sequence #(source xtn);
1472
1473
      // factory registration
1474
1475
            `uvm object utils (source seq)
1476
1477
       // addres declaration
1478
1479
             bit [1:0] addr;
1480
1481
       // function new constructor
1482
1483
             function new(string name = "source seq");
1484
1485
                   super.new(name);
1486
           //`uvm info(get full name(),"this is sequence soruce",UVM NONE)
1487
1488
             endfunction
1489
1490
       endclass
1491
       //---- Extended class Small packets-----//
1492
1493
1494
      class small seq extends source seq;
1495
1496
      // factory registration
1497
            `uvm object utils(small seq)
1498
1499
1500
       // function new constructor
1501
1502
            function new (string name = "small seq");
1503
1504
                super.new(name);
1505
1506
            endfunction
1507
1508
      // body task =generate 1 to 20 packets payload generates
1509
1510
             task body();
1511
                if(!uvm config db #(bit[2])::get(null,get full name(),"bit",addr))
1512
                         `uvm fatal(get full name(), "cannot get the address from test class are
                         set it check")
1513
1514
               req = source xtn :: type id :: create("req");
1515
                start item(req);
                assert(req.randomize() with {req.header byte[1:0] == addr;req.header byte[7:2]
1516
                inside{[1:21]};} )
1517
                    else
1518
                       begin
1519
                             `uvm_info(get_full_name(),"!!!!!!!!!randomization is failed in
                             source seqs at small seq!!!!!!!", UVM LOW)
1520
                       end
1521
1522
1523
                finish item(req);
1524
1525
             endtask
1526
1527
       endclass
1528
1529
1530
       // ----- Extended clas of Medium packets -----//
```

```
1531
1532
1533
       class medium seq extends source seq;
1534
1535
       // factory registration
1536
             `uvm object utils(medium seq)
1537
1538
       // function new constructor
1539
1540
              function new(string name = "medium seq");
1541
1542
                      super.new(name);
1543
1544
              endfunction
1545
1546
       // task body for packets stimulus 22 to 41
1547
1548
              task body();
1549
                if(!uvm config db #(bit[2])::get(null,get full name(),"bit",addr))
1550
                          `uvm fatal(get full name(),"cannot get the address from test class are
                          set it check")
1551
1552
                  req = source xtn :: type id :: create("req");
                  start item(req);
1553
1554
                  assert(req.randomize() with {req.header byte[7:2] inside {[22:41]};
1555
                                              req.header byte[1:0] == addr; } )
1556
                       else
1557
                           begin
1558
                                 `uvm info(get full name(),"!!!!!!!randomization is failed in
                                 source seqs at medium seq!!!!!!!!", UVM LOW)
1559
                             end
1560
                   finish item(req);
1561
1562
              endtask
1563
1564
       endclass
1565
1566
1567
       // large sequnce for generating the from 42 to 63
1568
1569
       class large seq extends source seq;
1570
1571
       // factory registration
1572
1573
            `uvm object utils(large seq)
1574
1575
       // function new constructor
1576
1577
               function new(string name = "large seq" );
1578
1579
                           super.new(name);
1580
1581
                endfunction
1582
       // task body for 42 to 63
1583
1584
1585
              task body();
1586
               if(!uvm config db #(bit[2])::get(null,get full name(),"bit",addr))
1587
                          `uvm fatal(get full name(), "cannot get the address from test class are
                          set it check")
1588
1589
                  req = source xtn :: type id :: create("req");
1590
                  start item(req);
1591
                  assert(req.randomize() with {req.header byte[7:2] inside {[42:63]};
1592
                                              req.header byte[1:0] == addr; } )
1593
                       else
1594
                            begin
                                 `uvm_info(get_full_name(),"!!!!!!!randomization is failed in
1595
                                 source seqs at medium seq!!!!!!!!!",UVM LOW)
```

```
1596
                            end
1597
                   finish item(req);
1598
              endtask
1599
1600
      endclass
1601
1602
1603
1604
1605
1606
1607
      // source sequnce class
1608
1609
       class source seqr extends uvm sequencer #(source xtn);
1610
1611
1612
      // factory registration
1613
1614
            `uvm component utils(source seqr)
1615
1616
1617
      // fcuntion new constructor
1618
1619
1620
             function new(string name ="source seqr", uvm component parent = null);
1621
1622
                     super.new(name,parent);
1623
1624
1625
             endfunction:new
1626
1627
1628
1629
1630
1631
      endclass
1632
1633
1634
1635
1636
1637
1638
      // virtual sequnce class
1639
1640
       class virtual seq extends uvm sequence #(uvm sequence item);
1641
1642
      // factory registration
1643
1644
             `uvm object utils(virtual seq)
1645
1646
      // declaring the handle for sequnces
1647
1648
                  small seq s seq;
1649
                  medium seq m seq;
1650
                  large seq
                             l seq;
1651
1652
      // declaring the handle for virtual sequncer
1653
1654
                 virtual seqr v seqr;
1655
1656
       // declare dynamic handle for physical seqr
1657
1658
                  source seqr ps seqr[];
1659
1660
      // declaring the hande for env config to getting
1661
1662
                 router_env_config m_cfg;
1663
     // function new constructor
1664
```

```
1665
1666
                        function new(string name = "virtual seq");
1667
1668
                             super.new(name);
1669
1670
                         endfunction:new
1671
1672
       // task body for assging the v sequncer to m sequncer and assingn the these handle to
       env config class
1673
1674
                       task body();
1675
                              if(! uvm_config_db #(router_env_config) :: get(null,get full name
1676
                              (), "router env config", m cfg) )
1677
                                               `uvm fatal(get full name(), "canot get the
                                               router env config handle m cdfg from test in
                                               virtual sequence")
1678
1679
1680
                               ps seqr = new[m cfg.no of source];
1681
1682
       // assiging the m sequncer to physical virtual sequncer through $cast
1683
1684
                             assert($cast(v_seqr,m_sequencer))
1685
                                         else
1686
                                             begin
1687
                                                   `uvm error(get full name(), "error becuase of
                                                   cast not working in the virtual sequence check
                                                   that")
1688
                                             end
1689
                             foreach(ps seqr[i])
1690
1691
                                               ps seqr[i] = v seqr.s seqr[i];
1692
                                           end
1693
1694
                       endtask:body
1695
1696
       endclass
1697
1698
1699
       // Extended class from virtual seq to small seq sequnce class
1700
1701
       class virtual small seq extends virtual seq;
1702
1703
1704
       // factory registration
1705
1706
                   `uvm object utils (virtual small seq)
1707
1708
       // function new constructor
1709
1710
                 function new( string name = "virtual small seq");
1711
1712
                           super.new(name);
1713
1714
                 endfunction
1715
1716
1717
       // task body
1718
1719
                 task body();
1720
1721
                     s seq = small seq :: type id :: create("s seq");
1722
                     super.body();
1723
                     for(int i=0; i < m cfg.no of source ; i++)</pre>
1724
                    begin
1725
1726
                           s_seq.start(ps_seqr[i]);
1727
```

```
1729
1730
                  endtask
1731
1732
1733
       endclass
1734
1735
1736
       // Extended class for medium seq
1737
1738
       class virtual medium seq extends virtual seq;
1739
1740
       // factory registration
1741
1742
               `uvm object utils (virtual medium seq)
1743
1744
       // function new constructor
1745
1746
               function new (string name = "virtual medium seq" );
1747
1748
                              super.new(name);
1749
1750
              endfunction
1751
       // task body
1752
1753
               task body();
1754
                      m seq = medium seq :: type id :: create("m seq");
1755
                      super.body();
1756
                      for(int i=0; i<m cfg.no of source ; i++)</pre>
1757
                           begin
1758
1759
                               m seq.start(ps seqr[i]);
1760
1761
                           end
1762
               endtask
1763
1764
       endclass
1765
1766
1767
       // Extended class for large seg
1768
1769
       class virtual large seq extends virtual seq;
1770
1771
       // factory registration
1772
1773
                 `uvm object utils(virtual large seq)
1774
1775
       // function new constructor
1776
1777
                 function new(string name ="virtual large seq");
1778
1779
                         super.new(name);
1780
1781
                 endfunction
1782
1783
1784
       // task body
1785
1786
1787
                  task body();
1788
                          l_seq = large_seq :: type_id :: create("l_seq");
1789
                          super.body();
1790
                           for(int i=0; i< m cfg.no of source ; i++)</pre>
1791
                                 begin
1792
1793
                                      l seq.start(ps seqr[i]);
1794
1795
                                   end
1796
                  endtask
```

end

```
1798
       endclass
1799
1800
1801
       // virtual sequncer class
1802
1803
      class virtual seqr extends uvm sequencer #(uvm sequence item);
1804
1805
      // factory registration
1806
1807
               `uvm component utils(virtual seqr)
1808
1809
1810
       // declaring the handle for source and destination sequencer
1811
                router env config m cfg;
1812
                source seqr s seqr[];
1813
1814
1815
       // fuunction new construction
1816
1817
                function new(string name= "virtual seqr" , uvm component parent = null);
1818
1819
                                  super.new(name,parent);
1820
1821
               endfunction
1822
1823
      // build phase
1824
1825
                function void build phase(uvm phase phase);
1826
1827
                        super.build phase(phase);
1828
                        if(!uvm config db #(router env config) :: get(this,"",
                        "router env config", m cfg))
                               `uvm fatal(get full name()," cannot get the router env config
1829
                              handle mcfg from tesdt class in virtual sequncerr")
1830
1831
                        s seqr = new[m cfg.no of source];
1832
                endfunction
1833
1834
1835
1836
1837
       endclass: virtual seqr
1838
1839
1840
1841
1842
1843
       class tb scoreboard extends uvm scoreboard;
1844
1845
1846
       // factory registration
1847
1848
                 `uvm component utils(tb scoreboard)
1849
1850
       // declaring the handle for env config
1851
1852
                 router env config m cfg;
1853
1854
       // declaring the handle for tlm ports
1855
1856
                uvm tlm analysis fifo #(source xtn) source fifo[];
1857
                uvm tlm analysis fifo #(destin xtn) destin fifo[];
1858
1859
       // declaring the source and destination transaction class
1860
1861
               source_xtn s_xtn;
1862
               source_xtn source_cov_xtn;
1863
```

```
1864
                destin xtn d xtn;
1865
                destin xtn destin cov xtn;
1866
1867
1868
      // write fucntion covrage cover group
1869
1870
             covergroup source cg;
1871
1872
               ADDER:
                         coverpoint s xtn.header byte[1:0]{
1873
1874
                                                                       bins b1 = \{2'b00\};
1875
                                                                       bins b2 = \{2'b01\};
1876
                                                                      bins b3 = \{2'b10\};
1877
1878
                                                                     }
1879
               DATA IN: coverpoint s xtn.header byte[7:2]{
1880
1881
                                                                     bins b1 = {[1:21]};
1882
                                                                     bins b2 = \{[22:41]\};
1883
                                                                     bins b3 = \{[42:63]\};
1884
1885
                                                                      }
1886
                ERROR:
                         coverpoint s xtn.error {
1887
1888
                                                                     bins b1 = { 1'b1 };
                                                                     bins b2 = { 1'b0 };
1889
1890
1891
                                                            }
1892
1893
              /* BUSY:
                            coverpoint s xtn.busy {
1894
1895
                                                                     bins b1 = { 1'b1 };
                                                                     bins b2 = \{ 1'b0 \}
1896
                                                                      };
1897
1898
                                                           } */
1899
1900
              // CROSS ALL: cross
              ADDER, DATA IN, ERROR, BUSY;
1901
1902
             endgroup
1903
1904
             covergroup destin cg;
1905
1906
                   VALID OUT: coverpoint d xtn.valid out{
1907
1908
                                                                      bins b1 = {1'b1};
1909
                                                                       bins b2 = \{1'b0\};
1910
1911
1912
                   DATA OUT: coverpoint d xtn.header byte[7:2]{
1913
1914
                                                                     bins b1 = {[1:21]};
1915
                                                                     bins b2 = \{[22:41]\};
1916
                                                                     bins b3 = \{[42:63]\};
1917
1918
                                                                       }
1919
1920
             endgroup
1921
1922
1923
       // we have to implement check method for comparing the data
```

```
1925
1926
       // function new constructor
1927
1928
                  function new(string name = "tb scoreboard", uvm component parent= null );
1929
1930
                        super.new(name,parent);
1931
                        source cg = new();
1932
                        destin cg = new();
1933
1934
                  endfunction:new
1935
1936
1937
       // build phase
1938
1939
                 function void build phase (uvm phase phase);
1940
1941
                            super.build phase(phase);
1942
1943
                            if(!uvm config db #(router env config) :: get (this,"",
                            "router env config",m cfg))
1944
1945
                                 `uvm fatal(get full name(), "cannot get he router env config
                                handle m cg in scoreboard ")
1946
                                 end
1947
1948
1949
                            source fifo = new [m cfg.no of source];
1950
1951
                            foreach(source fifo[i])
1952
                                  begin
1953
                                        source fifo[i] = new ("source fifo", this);
1954
1955
1956
                            destin fifo = new[m cfg.no of destin];
1957
1958
                            foreach(destin fifo[i])
1959
                                  begin
1960
                                       destin fifo[i] = new($sformatf("destin fifo[%0d]",i),this);
1961
                                   end
1962
                 endfunction
1963
1964
1965
                task run phase (uvm phase phase);
1966
                      super.run phase(phase);
1967
                      forever
1968
                             begin
1969
                                  fork
1970
                                      begin
1971
1972
                                           source fifo[0].get(s xtn);
1973
                                           source cg.sample();
1974
1975
                                      end
1976
                                      fork
1977
                                          begin
1978
1979
                                               destin fifo[0].get(d xtn);
1980
                                               destin cg.sample();
1981
1982
                                          end
1983
                                          begin
1984
1985
                                               destin fifo[1].get(d xtn);
1986
                                               destin cg.sample();
1987
1988
                                          end
1989
                                          begin
1990
```

```
1991
                                    destin fifo[2].get(d xtn);
1992
                                    destin cg.sample();
1993
1994
                                end
1995
                             join any
1996
                             disable fork;
1997
                           join
1998
                           compare(s xtn,d xtn);
1999
                     $display(
                     =====\n");
                     $display("\n source side functional coverage = %.3f \n", source cg.
2000
                     get coverage);
2001
                     $display("\n destin side functional coverage = %.3f \n", destin cg.
                     get coverage);
2002
                     $display(
                     =====\n");
2003
                      end
2004
2005
            endtask:run phase
2006
2007
2008
     // task for comparing the source and destination packets
2009
2010
            task compare (source xtn s xtn, destin xtn d xtn);
2011
2012
                 bit check;
2013
2014
                  if(s xtn.header byte == d xtn.header byte)
2015
2016
                          SuccessFull ========\n");
2017
                          check = 1'b1;
2018
                      end
2019
                  else
2020
                      begin
2021
                          $display("\n============= Header Byte Not Matched
                          =======\n");
2022
                          check = 1'b0;
2023
                      end
2024
2025
                  if(s xtn.payload == d xtn.payload)
2026
                      begin
2027
                          $display("\n============== Payload Matched SuccessFull
                          ======\n");
                          check = 1'b1;
2028
2029
                      end
2030
                  else
2031
                      begin
2032
                          $display("\n=========== Payload Not Matched
                          ======\n");
2033
                          check = 1'b0;
2034
                      end
2035
                  if(s xtn.parity byte == d xtn.parity byte)
2036
                      begin
2037
                          SuccessFull ========\n");
2038
                          check = 1'b1;
2039
                      end
2040
                  else
2041
                      begin
2042
                          $display("\n=========== Parity Byte Not Matched
                          ======\\n");
2043
                          check = 1'b0;
2044
                      end
2045
2046
                  if(check == 1'b1)
2047
                      begin
```

```
2048
2049
                         $display(
                         =======\n");
2050
                         $display("\n SUCCESSFULLY MATCHED \n");
2051
                         $display(
                         =======\n");
2052
2053
                      end
2054
                   else
2055
                      begin
2056
2057
                         $display(
                         =======\n");
                         $display("\n PACKETS NOT MATCHED \n");
2058
2059
                         $display(
                         =======\n");
2060
                      end
2061
2062
2063
2064
            endtask
2065
2066
2067
2068
2069
     endclass:tb scoreboard
2070
2071
2072
2073
2074
     // environment class
2075
2076
     class tb env extends uvm env;
2077
2078
     // factory registration
2079
2080
               `uvm component utils(tb env)
2081
2082
     // declaring the handle for vritual seqr and source agent top and destin agent top i
     dont know
2083
             source_agent_top source agth;
2084
2085
             destin_agent_top destin_agth;
2086
             tb scoreboard
                           sb;
2087
2088
2089
     // declaring the int variables for no of wr agent and no of read agent - idont know
2090
2091
2092
     // declaring for the scoreboard and virtual sequencer no i dont know
2093
2094
             virtual_seqr v_seqr;
2095
2096
     // declaring the handle for the env config class to get and
2097
2098
           router env config m cfg;
2099
     // construction new function
2100
2101
             function new(string name = "tb env", uvm component parent = null);
2102
2103
2104
                        super.new(name,parent);
2105
2106
             endfunction:new
2107
```

```
2108
       // build phase
2109
2110
               function void build phase(uvm phase phase);
2111
                      super.build phase(phase);
2112
                       if(! uvm config db #(router env config) :: get(this,"","router env config"
                       ,m cfg))
2113
                              `uvm fatal(get full name(),"cannot get the router env config handle
                             m cfg from test in env tb ")
2114
                       source agth = source agent top :: type id :: create("source agth", this);
2115
                       destin agth = destin agent top :: type id :: create("destin agth", this);
                                   = tb_scoreboard :: type_id :: create("sb", this);
2116
                                   = virtual seqr :: type_id :: create("v_seqr",this);
2117
                       v seqr
2118
2119
               endfunction
2120
2121
2122
       // connect phase
2123
              function void connect phase (uvm phase phase);
2124
2125
2126
                      foreach(v seqr.s seqr[i])
2127
                            begin
2128
                               v seqr.s seqr[i] = source agth.agth[i].seqr;
2129
2130
2131
                      for(int j = 0; j < m cfg.no of source; j++)</pre>
2132
                            begin
2133
                                 source agth.agth[j].monh.smon port.connect(sb.source fifo[j].
                                 analysis export);
2134
                            end
2135
2136
                      for(int i = 0; i < m cfg.no of destin ; i++)</pre>
2137
2138
                                 destin agth.agth[i].monh.dmon port.connect(sb.destin fifo[i].
                                 analysis export);
2139
                            end
2140
2141
              endfunction: connect phase
2142
2143
2144
2145
       endclass:tb env
2146
2147
2148
2149
2150
2151
       // test class
2152
2153
       class base test extends uvm test;
2154
2155
       // factory registration
2156
2157
                 `uvm component utils(base test)
2158
2159
       // declaring the test bench env class handle and env config handles
2160
2161
                   tb env envh;
2162
                  router env config m cfg;
2163
2164
                  source_agent_config m_source_agth[];
2165
                  destin agent config m destin agth[];
2166
2167
                    int no of source = 1;
2168
                    int no of destin = 3;
2169
2170
       // header byte destination address setting
2171
2172
                  bit [2]addr;
```

```
2173
2174
       // funciton new constructor
2175
2176
                 function new(string name = "base test", uvm component parent = null );
2177
2178
                           super.new(name,parent);
2179
2180
                 endfunction
2181
       // config function
2182
2183
                      function void config data();
2184
2185
                                    m source agth = new[no of source];
                                    m_destin_agth = new[no of destin];
2186
2187
2188
                                    foreach(m source agth[i])
                                           begin
2189
2190
                                                m source agth[i] = source agent config :: type id
                                                 :: create($sformatf("m source agth[%0d]",i));
2191
                                                m source agth[i].is active = UVM ACTIVE;
2192
                                                 if(!uvm config db #(virtual router source if) ::
                                                 get(this,"","vif",m source agth[i].vif))
                                                      `uvm fatal(get_full_name(),"cannot get the
2193
                                                      interface handle from source are set in top"
                                                     )
2194
2195
                                           end
2196
                                    foreach(m_destin_agth[i])
2197
                                           begin
2198
                                                m destin agth[i] = destin agent config :: type id
                                                 :: create($sformatf("m destin agth[%0d]",i));
2199
                                                m destin agth[i].is active = UVM ACTIVE;
2200
                                                 if(!uvm config db #(virtual router destin if) ::
                                                 get(this,"",$sformatf("vif%0d",i),m destin agth[i
                                                 ].vif))
2201
                                                      `uvm fatal(get full name(), "cannot get the
                                                      interface handle from destination are set
                                                      in top")
2202
2203
                                           end
2204
                                    m cfg.no of source = no_of_source;
2205
                                    m cfg.no of destin = no of destin;
2206
2207
2208
                      endfunction
2209
2210
       // fucniton build phase
2211
2212
                function void build phase(uvm phase phase);
2213
2214
2215
                      super.build phase(phase);
2216
                      m cfg = router env config :: type id :: create("m cfg");
2217
2218
                      m cfg.m source agth = new[no of source];
2219
                      m cfg.m destin agth = new[no of destin];
2220
2221
                      config data();
2222
2223
                       foreach(m source agth[i])
2224
                                  m_cfg.m_source_agth[i] = m_source_agth[i];
2225
2226
                       foreach(m destin agth[i])
2227
                                  m cfg.m destin agth[i] = m destin agth[i];
2228
2229
                       uvm config db #(router env config) :: set(this,"*","router env config",
                       m cfg);
2230
                       envh = tb env :: type id :: create("envh", this);
2231
```

```
2232
2233
                endfunction:build phase
2234
2235
       // function void end o elaboration
2236
2237
               function void end of elaboration phase (uvm phase phase);
2238
2239
2240
                      uvm top.print topology();
2241
2242
2243
2244
              endfunction
2245
2246
2247
2248
       endclass
2249
2250
       //----Extended base test class to small test class -----//
2251
2252
       class small seq test extends base test;
2253
2254
      // factory regisdtration
2255
2256
                 `uvm component utils(small seq test)
2257
       // declaring the virtual smal seq class handle
2258
2259
2260
                     //small seq seqh;
2261
              virtual small_seq s_seqh;
2262
              destin seq dseq;
2263
      // function new constructor
2264
              function new(string name = "small seq test", uvm component parent);
2265
2266
2267
                     super.new(name,parent);
2268
                     addr = 2'd0;
2269
2270
                     uvm config db #(bit[2])::set(this,"*","bit",addr);
2271
2272
              endfunction
2273
2274
      // build phase
2275
2276
                function void build phase(uvm phase phase);
2277
2278
                       super.build phase(phase);
2279
2280
                endfunction
2281
2282
      // run phase of small test seq
2283
2284
      // task run phase
2285
2286
                  task run phase (uvm phase phase);
2287
                         phase.raise objection(this);
2288
                                super.run phase(phase);
2289
                               s seqh = virtual small seq :: type id :: create("s seqh");
2290
                               dseq = destin seq
                                                   :: type id :: create("dseq");
2291
                               repeat(5)
2292
                               begin
2293
                               fork
2294
                               s seqh.start(envh.v seqr);
2295
                               dseq.start(envh.destin agth.agth[addr].seqr);
2296
2297
                               end
2298
                 phase.drop_objection(this);
2299
2300
                  endtask
```

```
2302
       endclass
2303
2304
       //----Extended base test class to medium test class -----//
2305
2306
       class medium seq test extends base test;
2307
2308
       // factory registration
2309
2310
             `uvm component utils (medium seq test)
2311
2312
2313
       // declaring the handle for medum sdeq generater
2314
2315
                // medium seq seqh;
2316
2317
              virtual_medium_seq m_seqh;
2318
              destin seq dseq;
2319
2320
2321
      // build phase
2322
2323
                function void build phase(uvm phase phase);
2324
2325
                       super.build phase(phase);
2326
2327
                endfunction
2328
2329
       // function new constructor
2330
2331
              function new(string name = "medium seq test", uvm component parent );
2332
2333
                         super.new(name,parent);
                     addr = 2'd1;
2334
2335
2336
                     uvm config db #(bit[2])::set(this,"*","bit",addr);
2337
2338
2339
              endfunction
2340
2341
       // run phase of medium test seq
2342
2343
2344
                 task run phase (uvm phase phase);
2345
                         phase.raise objection(this);
2346
                                super.run phase(phase);
2347
                                m seqh = virtual medium seq :: type id :: create("m seqh");
2348
                                dseq = destin seq :: type id :: create("dseq");
2349
                                repeat(5)
2350
                                begin
2351
                               fork
2352
                               m seqh.start(envh.v seqr);
2353
                               dseq.start(envh.destin agth.agth[addr].seqr);
2354
                               join
2355
                               end
2356
                         phase.drop_objection(this);
2357
                 endtask
2358
2359
       endclass
2360
2361
2362
       // ----- Extended base test class to Large test class -----//
2363
2364
       class large seq test extends base test;
2365
2366
      // factory registration
2367
2368
              `uvm_component_utils(large_seq_test)
2369
```

```
2370
      // declare the handle of large seq
2371
2372
                //large seq seqh;
2373
2374
                 virtual large seq l seqh;
2375
                 destin seq dseq;
2376
2377
2378
      // build phase
2379
2380
                function void build phase(uvm phase phase);
2381
2382
                       super.build phase(phase);
2383
2384
                endfunction
2385
2386
2387
       // function new constructor
2388
2389
                function new(string name = "large seq test" , uvm component parent);
2390
2391
                        super.new(name,parent);
2392
                     addr = 2'd2;
2393
2394
                     uvm config db #(bit[2])::set(this,"*","bit",addr);
2395
2396
2397
                endfunction
2398
2399
       // run phase of large test seq
2400
2401
2402
                task run phase (uvm phase phase);
2403
                            phase.raise objection(this);
2404
                                  super.run phase(phase);
2405
                                  l seqh = virtual large seq :: type id :: create("l seqh");
2406
                                 dseq = destin seq
                                                       :: type id :: create("dseq");
2407
                                 repeat(5)
2408
                                 begin
2409
                                fork
2410
                                l seqh.start(envh.v seqr);
2411
                                dseq.start(envh.destin agth.agth[addr].seqr);
2412
                                join
2413
                                 end
2414
2415
                           phase.drop_objection(this);
2416
                endtask
2417
2418
2419
2420
       endclass
2421
2422
2423
       // packaGES files
2424
2425
2426
       package router_pkg;
2427
2428
       // including the all ruoter file
2429
2430
       import uvm pkg ::*;
2431
2432
       `include "uvm macros.svh"
2433
2434
       `include "destin agent config.sv"
2435
       `include "source agent config.sv"
       `include "router_env_config.sv"
2436
2437
2438
```

```
2439
      `include "destin xtn.sv"
2440
2441
      `include "source xtn.sv"
2442
2443
      `include "source seq.sv"
     `include "source_seqr.sv"
2444
     `include "source_driver.sv"
2445
     `include "source_monitor.sv"
2446
     `include "source_agent.sv"
2447
     `include "source agent_top.sv"
2448
2449
2450
      `include "destin seq.sv"
      `include "destin driver.sv"
2451
     `include "destin monitor.sv"
2452
     `include "destin_seqr.sv"
2453
      `include "destin agent.sv"
2454
2455
      `include "destin agent top.sv"
2456
2457
2458
      `include "virtual seqr.sv"
2459
      `include "virtual seq.sv"
2460
      `include "tb scoreboard.sv"
2461
      `include "tb env.sv"
     `include "base_test.sv"
2462
2463
2464
     //`include "top.sv"
2465
2466
     endpackage
2467
2468
2469
     // MAKE files
2470
     /*
2471
2472
2473
     #Makefile for UVM Testbench - Lab 10
2474
2475
     # SIMULATOR = Questa for Mentor's Questasim
2476
      # SIMULATOR = VCS for Synopsys's VCS
2477
2478
     SIMULATOR = VCS
2479
2480
2481
     FSDB PATH=/home/cad/eda/SYNOPSYS/VERDI 2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64
2482
2483
2484 RTL= ../rtl/*
2485 work= work #library name
2486
     SVTB1= ../tb/top.sv
2487 INC = +incdir+../tb +incdir+../test +incdir+../source agent top
      +incdir+../destin agent top
2488 SVTB2 = ../test/router_pkg.sv
2489 VSIMOPT= -vopt -voptargs=+acc
2490 VSIMCOV= -coverage -sva
2491 VSIMBATCH1= -c -do " log -r /* ;coverage save -onexit mem_cov1;run -all; exit"
2492 VSIMBATCH2= -c -do " log -r /* ;coverage save -onexit mem cov2;run -all; exit"
2493 VSIMBATCH3= -c -do " log -r /* ;coverage save -onexit mem_cov3;run -all; exit"
2494 VSIMBATCH4= -c -do " log -r /* ;coverage save -onexit mem_cov4;run -all; exit"
2495
2496
2497
     help:
2498
         @echo
          ______
          2499
          1"
         @echo "! clean => clean the earlier log and intermediate
2500
                                    . ! "
         files.
         @echo "! sv_cmp => Create library and compile the
2501
          code.
```

```
@echo "! run test => clean, compile & run the simulation for small packets in
2502
                           1.00
          batch mode.
          @echo "! run test1 => clean, compile & run the simulation for medium packets in
2503
                             1."
          batch mode.
          @echo "! run test2 => clean, compile & run the simulation for large packets in
2504
          batch mode.
2505
          @echo "! run test3 => clean, compile & run the simulation for ram even addr test
          in batch mode. !"
          @echo "! view wave1 => To view the waveform of small
2506
                                             1 "
         @echo "! view wave2 => To view the waveform of medium
2507
                                            1.00
          packets
         @echo "! view wave3 => To view the waveform of large
2508
                                   į "
          packets
          @echo "! view wave4 => To view the waveform of
2509
          ram even addr test
         @echo "! regress
2510
                            => clean, compile and run all testcases in batch
          mode.
         @echo "! report => To merge coverage reports for all testcases and convert to
2511
                                į "
         html format.
2512
         @echo "! cov
                           => To open merged coverage report in html
         format.
                                        1.0
2513
         @echo
          ______
2514
     clean : clean $(SIMULATOR)
2515
2516 sv_cmp : sv cmp $(SIMULATOR)
2517 run test : run test $(SIMULATOR)
2518 run test1 : run_test1_$(SIMULATOR)
2519 run test2 : run test2_$(SIMULATOR)
2520 run test3 : run test3 $(SIMULATOR)
2521 view wave1 : view wave1 $(SIMULATOR)
2522 view wave2 : view wave2 $ (SIMULATOR)
2523
     view wave3 : view wave3 $(SIMULATOR)
      view wave4 : view wave4 $ (SIMULATOR)
2524
2525
      regress: regress $ (SIMULATOR)
2526
     report : report $(SIMULATOR)
2527
      cov : cov_$(SIMULATOR)
2528
2529
      # ----- Start of Definitions for Mentor's Questa Specific
      Targets ----#
2530
2531
     sv cmp Questa:
2532
         vlib $(work)
2533
          vmap work $(work)
2534
          vlog -work $(work) $(RTL) $(INC) $(SVTB2) $(SVTB1)
2535
2536
     run_test_Questa: sv cmp
          vsim -cvgperinstance $(VSIMOPT) $(VSIMCOV) $(VSIMBATCH1) -wlf wave_file1.wlf -l
2537
          test1.log -sv seed random work.top +UVM TESTNAME=small seq test
2538
          vcover report -cvg -details -nocompactcrossbins -codeAll -assert -directive -html
          mem cov1
2539
2540
     run test1 Questa:
2541
          vsim -cvqperinstance $(VSIMOPT) $(VSIMCOV) $(VSIMBATCH2) -wlf wave file2.wlf -1
          test2.log -sv seed random work.top +UVM TESTNAME=medium seq test
2542
          vcover report -cvg -details -nocompactcrossbins -codeAll -assert -directive -html
          mem cov2
2543
2544
     run_test2_Questa:
          vsim -cvgperinstance $(VSIMOPT) $(VSIMCOV) $(VSIMBATCH3) -wlf wave file3.wlf -l
2545
          test3.log -sv seed random work.top +UVM TESTNAME=large seq test
2546
          vcover report -cvg -details -nocompactcrossbins -codeAll -assert -directive -html
          mem cov3
2547
2548
      run test3 Questa:
2549
          vsim -cvgperinstance $(VSIMOPT) $(VSIMCOV) $(VSIMBATCH4) -wlf wave file4.wlf -l
          test4.log -sv_seed random work.top +UVM_TESTNAME=ram even addr test
```

```
2550
          vcover report -cvq -details -nocompactcrossbins -codeAll -assert -directive -html
          mem cov4
2551
2552
      view wavel Questa:
2553
          vsim -view wave file1.wlf
2554
2555
     view wave2 Questa:
2556
         vsim -view wave file2.wlf
2557
2558
      view wave3 Questa:
2559
          vsim -view wave file3.wlf
2560
2561
      view wave4 Questa:
2562
          vsim -view wave file4.wlf
2563
2564
      report Questa:
          vcover merge mem cov mem cov1 mem cov2 mem cov3 mem cov4
2565
2566
          vcover report -cvg -details -nocompactcrossbins -codeAll -assert -directive -html
          mem cov
2567
2568
      regress Questa: clean Questa run test Questa run test1 Questa run test2 Questa
      run test3 Questa report Questa cov Questa
2569
2570
      cov Questa:
2571
          firefox covhtmlreport/index.html&
2572
2573
      clean Questa:
          rm -rf transcript* *log* fcover* covhtml* mem cov* *.wlf modelsim.ini work
2574
2575
          clear
2576
      # ----- End of Definitions for Mentor's Questa Specific Targets
2577
      ----#
2578
      # ------ Start of Definitions for Synopsys's VCS Specific Targets
2579
      ----#
2580
2581
      sv cmp VCS:
2582
          vcs -l vcs.log -timescale=1ns/1ps -sverilog -ntb opts uvm -debug access+all -full64
          -kdb -lca -P $(FSDB PATH)/novas.tab $(FSDB PATH)/pli.a $(RTL) $(INC) $(SVTB2)
          $(SVTB1)
2583
2584
     run test VCS:
2585
          ./simv -a vcs.log +fsdbfile+wave1.fsdb -cm dir ./mem cov1 +ntb random seed automatic
          +UVM TESTNAME=small seq test
2586
          urg -dir mem cov1.vdb -format both -report urgReport1
2587
2588
      run test1 VCS:
2589
          ./simv -a vcs.log +fsdbfile+wave2.fsdb -cm dir ./mem cov2 +ntb random seed automatic
          +UVM TESTNAME=medium seq test
2590
          urg -dir mem cov2.vdb -format both -report urgReport2
2591
2592
      run test2 VCS:
2593
          ./simv -a vcs.log +fsdbfile+wave3.fsdb -cm dir ./mem cov3 +ntb random seed automatic
          +UVM TESTNAME=large seg test
2594
          urg -dir mem cov3.vdb -format both -report urgReport3
2595
2596
      run test3 VCS:
2597
           ./simv -a vcs.log +fsdbfile+wave4.fsdb -cm dir ./mem cov4 +ntb random seed automatic
          +UVM TESTNAME=ram even addr test
2598
          urg -dir mem_cov4.vdb -format both -report urgReport4
2599
2600
      view wavel VCS:
2601
          verdi -ssf wave1.fsdb
2602
2603
      view wave2 VCS:
2604
          verdi -ssf wave2.fsdb
2605
2606
      view wave3 VCS:
          verdi -ssf wave3.fsdb
2607
```

```
2608
2609 view wave4 VCS:
2610
      verdi -ssf wave4.fsdb
2611
 2612 report_VCS:
urg -dir mem_cov1.vdb mem_cov2.vdb mem_cov3.vdb mem_cov4.vdb -dbname
        merged dir/merged test -format both -report urgReport
2614
2615 regress VCS: clean VCS sv cmp VCS run test VCS run test1 VCS run test2 VCS run test3 VCS
     report VCS
2616
2617 cov VCS:
      verdi -cov -covdir merged dir.vdb
2618
2619
2620 clean_VCS:
2621
      rm -rf simv* csrc* *.tmp *.vpd *.vdb *.key *.log *hdrs.h urgReport* *.fsdb novas*
        verdi*
2622
        clear
2623
2624 # ----- END of Definitions for Synopsys's VCS Specific Targets
      ----#
2625
2626
2627
2628
2629
     // OUTPUT ::: FOR 3 TEST CASES Small, Medium, Large
2630
     // Small PACKETS
2631
2632
2633
2634 UVM INFO @ 0: reporter [RNTST] Running test small_seq_test...
2635 UVM INFO @ 0: reporter [UVMTOP] UVM testbench topology:
2636 -----
2637 Name
                                               Size Value
2638 -----
```

2673	dmon port	uvm analysis port	-	@1055
2674	segr	destin segr	_	@ 1090
2675	rsp export	uvm analysis export	_	@ 1098
2676	seq item export	uvm seq item pull imp	_	@1204
2677	arbitration queue	array	0	_
2678	lock queue	array	0	_
2679	num last regs	integral	32	'd1
2680	num last rsps	integral	32	'd1
2681	sb	tb scoreboard	_	@ 524
2682	destin fifo[0]	<pre>uvm tlm analysis fifo #(T)</pre>	_	@ 1274
			_	
2683	analysis_export	uvm_analysis_imp	_	@ 1318
2684	get_ap	uvm_analysis_port	_	@ 1309
2685	get_peek_export	uvm_get_peek_imp	_	@ 1291
2686	put_ap	uvm_analysis_port	-	@ 1300
2687	put_export	uvm_put_imp	-	@ 1282
2688	destin_fifo[1]	<pre>uvm_tlm_analysis_fifo #(T)</pre>	-	@ 1327
2689	analysis_export	uvm_analysis_imp	-	@ 1371
2690	get ap	uvm analysis port	-	@ 1362
2691	get peek export	uvm get peek imp	-	@ 1344
2692	put ap	uvm analysis port	_	@ 1353
2693	put export	uvm put imp	_	@ 1335
2694	destin fifo[2]	uvm tlm analysis fifo #(T)	_	@ 1380
2695	analysis export	uvm analysis imp	_	@ 1424
2696	get ap	uvm analysis port	_	@1415
2697	get peek export	uvm get peek imp	_	@ 1397
2698	put ap	uvm analysis port	_	@ 1406
2699		<u> </u>	_	@ 1388
	put_export	uvm_put_imp	_	
2700	source_fifo	uvm_tlm_analysis_fifo #(T)	_	@ 1221
2701	analysis_export	uvm_analysis_imp	_	@ 1265
2702	get_ap	uvm_analysis_port	_	@ 1256
2703	get_peek_export	uvm_get_peek_imp	-	@ 1238
2704	put_ap	uvm_analysis_port	-	@ 1247
2705	put_export	uvm_put_imp	-	@ 1229
2706	source_agth	source_agent_top	-	@ 508
2707	agth[<mark>0</mark>]	source_agent	-	@ 1438
2708	drvh	source driver	-	@ 1468
2709	rsp port	uvm analysis port	_	@ 1485
2710	seq item port	uvm seq item pull port	_	@1476
2711	monh	source monitor	_	@ 1451
2712	smon port	uvm analysis port	_	@ 1459
2713	seqr	source segr	_	@ 1494
2714	rsp export	uvm analysis export	_	@ 1502
2715	seq item export	uvm seq item pull imp	_	@ 1608
2716	arbitration queue		0	<u>e</u> 1000
	_ -	array	0	_
2717	lock_queue	array		- 11
2718	num_last_reqs	integral	32	'd1
2719	num_last_rsps	integral	32	'd1
2720	v_seqr	virtual_seqr	-	@ 532
2721	rsp_export	uvm_analysis_export	-	@ 540
2722	seq_item_export	uvm_seq_item_pull_imp	-	@ 646
2723	arbitration_queue	array	0	-
2724	lock_queue	array	0	-
2725	num last reqs	integral	32	'd1
2726	num last rsps	integral	32	'd1
2727	·			
2728				
2729	Signal Error From Source Mon	itor = 1		

2 / 2 0				
2729	Signal Error From	Source Moni	tor =	1
2730				
2731	Name	Type	Size	Value
2732				
2733	source mon	source xtn	-	@ 1648
2734	destin address	integral	2	'd0
2735	pay lenth	integral	6	'd20
2736	header byte	integral	8	'd80
2737	payload[0]	integral	8	157
2738	payload[1]	integral	8	'd15
2739	payload[2]	integral	8	'd66
2740	payload[3]	integral	8	'd39
2741	payload[4]	integral	8	'd13

payload[6] integral 8 173 payload[7] integral 8 158 payload[8] integral 8 'd91 payload[9] integral 8 220 payload[10] integral 8 230 payload[11] integral 8 'd113 payload[12] integral 8 'd40 payload[13] integral 8 'd40 payload[14] integral 8 130 payload[15] integral 8 'd93 payload[16] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[19] integral 8 188 parity_byte integral 8 'd102							
payload[3] integral 8	payload[5]		8	207			
payload[9] integral 8 'd91 payload[10] integral 8 'd90 payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd113 payload[13] integral 8 'd40 payload[14] integral 8 130 payload[15] integral 8 'd35 payload[16] integral 8 'd35 payload[17] integral 8 'd38 payload[17] integral 8 'd38 payload[18] integral 8 'd38 payload[19] integral 8 'd38 payload[19] integral 8 'd38 payload[19] integral 8 'd38 payload[19] integral 8 'd38 parity byte integral 8 'd302 Name Type Size Value Destin mon destin xtn - @1630 des address integral 2 'd0 payload[1] integral 8 'd30 payload[1] integral 8 'd30 payload[1] integral 8 'd30 payload[1] integral 8 'd39 payload[2] integral 8 'd66 payload[3] integral 8 'd39 payload[4] integral 8 'd39 payload[4] integral 8 'd39 payload[6] integral 8 'd39 payload[1] integral 8 'd40 payload[1] integral 8 'd39 payload[1] integral 8 'd39 payload[1] integral 8 'd39 payload[1] integral 8 'd39 payload[1] integral 8 'd40 payload[1] integral 8 'd39 payload		_					
payload[9] integral 8 'd0 payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd413 payload[13] integral 8 'd40 payload[14] integral 8 'd40 payload[15] integral 8 'd55 payload[16] integral 8 'd55 payload[17] integral 8 'd55 payload[17] integral 8 'd78 payload[18] integral 8 'd78 payload[19] integral 8 'd18 payload[19] integral 8 'd102 Name Type Size Value Restin mon destin xtn - 81630 des address integral 2 'd0 payload[1] integral 8 'd80 payload[1] integral 8 'd80 payload[1] integral 8 'd80 payload[1] integral 8 'd56 payload[1] integral 8 'd58 payload[2] integral 8 'd66 payload[3] integral 8 'd39 payload[4] integral 8 'd39 payload[5] integral 8 'd39 payload[6] integral 8 'd39 payload[6] integral 8 'd39 payload[7] integral 8 'd39 payload[1] integral 8 'd18 payload[6] integral 8 '173 payload[7] integral 8 '173 payload[1] integral 8 'd91 payload[1] integral 8 'd40 payload[1] integral 8 'd40 payload[1] integral 8 'd40 payload[1] integral 8 'd40 payload[1] integral 8 'd39 payload[1] integral 8 'd39 payload[1] integral 8 'd40 payload[1] integral 8 'd38 payload[1] integral 8 'd40 payload[1]		-					
payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd113 payload[12] integral 8 'd40 payload[13] integral 8 'd40 payload[15] integral 8 'd93 payload[16] integral 8 'd95 payload[17] integral 8 'd95 payload[17] integral 8 'd18 payload[18] integral 8 'd18 payload[18] integral 8 'd18 payload[18] integral 8 'd18 payload[19] integral 8 'd102 Name Type Size Value Destin_mon destin_xtn - 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		_					
payload[11] integral 8 230 payload[12] integral 8 'd113 payload[13] integral 8 'd40 payload[14] integral 8 130 payload[15] integral 8 'd93 payload[16] integral 8 'd55 payload[17] integral 8 'd55 payload[18] integral 8 'd78 payload[18] integral 8 'd78 payload[18] integral 8 'd78 payload[19] integral 8 'd80 parity_byte integral 2 'd0 paylent integral 8 'd80 payload[1] integral 8 'd80 payload[1] integral 8 'd80 payload[1] integral 8 'd66 payload[1] integral 8 'd66 payload[1] integral 8 'd66 payload[1] integral 8 'd39 payload[2] integral 8 'd39 payload[3] integral 8 'd39 payload[6] integral 8 'd39 payload[6] integral 8 'd39 payload[6] integral 8 'd39 payload[7] integral 8 'd39 payload[8] integral 8 'd91 payload[1] integral 8 'd93 payload[1] int		_					
payload[12] integral 8 'd40 payload[13] integral 8 'd40 payload[14] integral 8 'd40 payload[15] integral 8 'd93 payload[16] integral 8 'd95 payload[17] integral 8 'd18 payload[17] integral 8 'd18 payload[18] integral 8 'd18 payload[19] integral 8 'd18 payload[19] integral 8 'd102							
payload[13] integral 8 'd40 payload[14] integral 8 'd93 payload[15] integral 8 'd93 payload[16] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[18] integral 8 'd78 payload[19] integral 8 'd18 payload[19] integral 8 'd102 Name Type Size Value destin_mon destin_xtn - 01630 des_address integral 2 'd0 paylenth integral 6 'd20 header_byte integral 8 'd80 payload[1] integral 8 'd68 payload[1] integral 8 'd15 payload[2] integral 8 'd39 payload[3] integral 8 'd39 payload[4] integral 8 'd39 payload[5] integral 8 'd39 payload[6] integral 8 'd39 payload[7] integral 8 'd91 payload[8] integral 8 'd91 payload[10] integral 8 'd91 payload[10] integral 8 'd91 payload[10] integral 8 'd91 payload[10] integral 8 'd40 payload[11] integral 8 'd39 payload[12] integral 8 'd40 payload[13] integral 8 'd40 payload[14] integral 8 'd40 payload[15] integral 8 'd40 payload[16] integral 8 'd40 payload[17] integral 8 'd40 payload[18] integral 8 'd40 payload[19] integral		_					
payload[14] integral 8		-					
payload[15] integral 8 'd93 payload[16] integral 8 'd18 payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[19] integral 8 'd18 parity byte integral 8 'd102 Name Type Size Value Restin mon destin xtn - @1630 des_address integral 2 'd0 paylenth integral 6 'd20 paylenth integral 8 'd38 payload[0] integral 8 'd35 payload[1] integral 8 'd36 payload[1] integral 8 'd36 payload[2] integral 8 'd39 payload[3] integral 8 'd39 payload[4] integral 8 'd39 payload[5] integral 8 'd39 payload[6] integral 8 'd39 payload[7] integral 8 'd39 payload[8] integral 8 'd39 payload[8] integral 8 'd91 payload[9] integral 8 'd91 payload[1] integral 8 'd91 payload[1] integral 8 'd91 payload[1] integral 8 'd91 payload[1] integral 8 'd01 payload[1] integral 8 'd40 payload[1] integral 8 'd13 payload[1] integral 8 'd13 payload[1] integral 8 'd13 payload[1] integral 8 'd18 payload[1] integral 8 'd19 payload[1] integral 8 'd19 payload[1] integral 8 'd19 payload[1] integral 8 'd102 delay integral 6 'd00 Parity_Byte Matched SuccessFull ———————————————————————————————————		_					
payload[16] integral 8							
payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[19] integral 8 188 parity_byte integral 8 'd102 Same		_					
payload[18]							
Payload[19]		_					
Darity_byte							
Same		_					
destin_mon	Larrel Dice						
destin_mon							
destin_mon	Name	Type	Size	Value			
des_address integral							
des_address integral	destin mon	destin xtn	_	@ 1630			
pay_lenth integral 6 'd20 header byte integral 8 'd80 payload[0] integral 8 'd15 payload[1] integral 8 'd15 payload[2] integral 8 'd66 payload[3] integral 8 'd39 payload[4] integral 8 'd39 payload[5] integral 8 'd39 payload[6] integral 8 173 payload[7] integral 8 158 payload[7] integral 8 'd91 payload[8] integral 8 'd91 payload[9] integral 8 'd00 payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd113 payload[12] integral 8 'd40 payload[13] integral 8 'd40 payload[14] integral 8 'd393 payload[15] integral 8 'd35 payload[16] integral 8 'd38 payload[17] integral 8 'd38 payload[18] integral 8 'd18 payload[18] integral 8 'd78 payload[18] integral 8 'd80 payload[19] integral 8 'd18 payload[19] integral 8 'd25 payload[19] integral 8 'd25 payload[19] integral 8 'd25 payload[19] integral 8 'd25 payload[20] integral 8 'd25 payload[20] integral 8 'd25 payload[20] integral 8 'd20 payload[20] integ			2				
header_byte integral	_						
payload[1] integral 8 'd15 payload[2] integral 8 'd66 payload[3] integral 8 'd39 payload[4] integral 8 'd13 payload[5] integral 8 207 payload[6] integral 8 173 payload[7] integral 8 158 payload[7] integral 8 'd91 payload[9] integral 8 'd0 payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd40 payload[13] integral 8 'd40 payload[14] integral 8 'd40 payload[15] integral 8 'd40 payload[16] integral 8 'd40 payload[17] integral 8 'd93 payload[16] integral 8 'd93 payload[16] integral 8 'd18 payload[17] integral 8 'd18 payload[18] integral 8 'd18 payload[19] integral 8 'd78 payload[19] integral 8 'd89 parity_byte integral 8 'd102 delay integral 6 'd0 Payload Matched SuccessFull Parity_Byte Matched SuccessFull	header byte	integral	8	'd80			
payload[1] integral 8 'd15 payload[2] integral 8 'd66 payload[3] integral 8 'd39 payload[4] integral 8 'd13 payload[5] integral 8 207 payload[6] integral 8 173 payload[7] integral 8 158 payload[7] integral 8 'd91 payload[9] integral 8 'd0 payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd40 payload[13] integral 8 'd40 payload[14] integral 8 'd40 payload[15] integral 8 'd40 payload[16] integral 8 'd40 payload[17] integral 8 'd93 payload[16] integral 8 'd93 payload[16] integral 8 'd18 payload[17] integral 8 'd18 payload[18] integral 8 'd18 payload[19] integral 8 'd78 payload[19] integral 8 'd89 parity_byte integral 8 'd102 delay integral 6 'd0 Payload Matched SuccessFull Parity_Byte Matched SuccessFull		_	8	157			
payload[2] integral 8 'd66 payload[3] integral 8 'd39 payload[4] integral 8 'd13 payload[5] integral 8 207 payload[6] integral 8 173 payload[7] integral 8 158 payload[8] integral 8 'd91 payload[9] integral 8 220 payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd40 payload[13] integral 8 'd40 payload[14] integral 8 130 payload[15] integral 8 130 payload[16] integral 8 'd93 payload[16] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd18 payload[19] integral 8 'd78 payload[19] integral 8 'd78 payload[19] integral 8 'd89 parity_byte integral 8 'd102 delay integral 6 'd0		-					
payload[3] integral 8 'd39 payload[4] integral 8 'd13 payload[5] integral 8 207 payload[6] integral 8 173 payload[7] integral 8 158 payload[8] integral 8 'd91 payload[9] integral 8 220 payload[10] integral 8 230 payload[11] integral 8 230 payload[12] integral 8 'd13 payload[13] integral 8 'd40 payload[14] integral 8 'd40 payload[15] integral 8 'd30 payload[16] integral 8 'd30 payload[17] integral 8 'd35 payload[16] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[19] integral 8 'd78 payload[19] integral 8 'd102 delay integral 6 'd0		integral	8	'd66			
payload[5] integral 8 207 payload[6] integral 8 173 payload[7] integral 8 158 payload[8] integral 8 'd91 payload[9] integral 8 'd00 payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd413 payload[13] integral 8 'd40 payload[14] integral 8 'd93 payload[15] integral 8 'd93 payload[16] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd18 payload[19] integral 8 'd78 payload[19] integral 8 188 parity_byte integral 8 'd102 delay integral 6 'd0 Parity_Byte Matched SuccessFull Parity_Byte Matched SuccessFull Parity_Byte Matched SuccessFull	payload[3]	integral	8	'd39			
payload[6] integral 8 173 payload[7] integral 8 158 payload[8] integral 8 'd91 payload[9] integral 8 220 payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd113 payload[13] integral 8 130 payload[14] integral 8 130 payload[15] integral 8 'd93 payload[16] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[18] integral 8 188 parity_byte integral 8 'd102 delay integral 6 'd0	payload[4]	integral	8	'd13			
payload[7] integral 8	payload[5]	integral	8	207			
payload[8] integral 8 'd91 payload[9] integral 8 'd0 payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd113 payload[13] integral 8 'd40 payload[14] integral 8 130 payload[15] integral 8 'd93 payload[16] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[18] integral 8 'd78 payload[19] integral 8 'd102 delay integral 6 'd0	payload[6]	integral					
payload[9] integral 8 'd0 payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd113 payload[13] integral 8 'd40 payload[14] integral 8 130 payload[15] integral 8 'd93 payload[16] integral 8 'd18 payload[17] integral 8 'd18 payload[17] integral 8 'd78 payload[19] integral 8 188 parity_byte integral 8 'd102 delay integral 6 'd0		-					
payload[10] integral 8 220 payload[11] integral 8 230 payload[12] integral 8 'd113 payload[13] integral 8 'd40 payload[14] integral 8 130 payload[15] integral 8 'd93 payload[16] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[19] integral 8 188 parity_byte integral 8 'd102 delay integral 6 'd0		_					
payload[11] integral 8 230 payload[12] integral 8 'd113 payload[13] integral 8 'd40 payload[14] integral 8 130 payload[15] integral 8 'd93 payload[16] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[19] integral 8 188 parity_byte integral 8 'd102 delay integral 6 'd0 Header_Byte Matched SuccessFull		_					
payload[12] integral 8 'd113 payload[13] integral 8 'd40 payload[14] integral 8 130 payload[15] integral 8 'd93 payload[16] integral 8 'd18 payload[17] integral 8 'd78 payload[18] integral 8 'd78 payload[19] integral 8 'd102 delay integral 6 'd0 Header_Byte Matched SuccessFull		-					
payload[13] integral 8 'd40 payload[14] integral 8 'd93 payload[15] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[19] integral 8 'd78 payload[19] integral 8 'd102 delay integral 6 'd0 Header_Byte Matched SuccessFull		_					
payload[14] integral 8		-					
payload[15] integral 8 'd93 payload[16] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[19] integral 8 188 parity_byte integral 8 'd102 delay integral 6 'd0 Payload Matched SuccessFull Payload		-					
payload[16] integral 8 'd55 payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[19] integral 8 188 parity_byte integral 8 'd102 delay integral 6 'd0		-					
payload[17] integral 8 'd18 payload[18] integral 8 'd78 payload[19] integral 8 188 parity_byte integral 8 'd102 delay integral 6 'd0		-					
payload[18] integral 8 'd78 payload[19] integral 8 188 parity_byte integral 6 'd0 Header_Byte Matched SuccessFull							
payload[19] integral 8 188 parity_byte integral 8 'd102 delay integral 6 'd0 Header_Byte Matched SuccessFull							
parity_byte integral 8 'd102 delay integral 6 'd0		-					
delay integral 6 'd0		-					
Header_Byte Matched SuccessFull ===================================		-					
Payload Matched SuccessFull ===================================	delay	integral	6	'd0			
Payload Matched SuccessFull ===================================							
Payload Matched SuccessFull ===================================							
		====== Head	er_Byt	e Matched	Success	Full =	
		_	•				
_ 		====== Payl	oad Ma	tched Suco	essFull		
_ 							
_ 		Dawi	+., D	o Motologica	C11 C C C = -	יוויים	
SUCCESSFULLY MATCHED		Pari	ry_RAt	e matched	ouccess.	rull =	
SUCCESSFULLY MATCHED							
SUCCESSFULLY MATCHED							
SUCCESSFULLY MATCHED			===			==	
SUCCESSFULLY MATCHED							
	SIICCESSEII	TILY MATCHED					
	SUCCESSEU	THI MAICHED					
						=====	

```
2812
2813
2814 destin side functional coverage = 41.667
2815
2816
2817
2818
2819 Signal Error From Source Monitor = 1
2820 -----
              Type Size Value
2821 Name
2822 -----
2836 -----
2837
2838 Name
             Type Size Value
2839 -----
2853
     delay integral 6
                         'd0
2854 -----
2855
2856
    ============ Header Byte Matched SuccessFull ================
2857
2858
2859
    ============ Payload Matched SuccessFull ====================
2860
2861
2862
    ======= Parity Byte Matched SuccessFull =======
2863
2864
2865
2866
2867
2868
      SUCCESSFULLY MATCHED
2869
2870
2871
2872
2873
2874
2875
2876
2877
    source side functional coverage = 38.889
2878
```

source side functional coverage = 38.889

```
destin side functional coverage = 41.667
2880
2881
2882
2883
2884
2885
     Signal Error From Source Monitor = 1
2886
     _____
2887 Name Type Size Value
2888 -----
2889 source_mon source_xtn - @1826
2890 destin_address integral 2 'd0
2891 pay_lenth integral 6 'd2
2892 header_byte integral 8 'd8
2893 payload[0] integral 8 129
2894 payload[1] integral 8 186
2895 parity_byte integral 8 'd51
2896
      _____
     _____
2897
2898 Name Type Size Value
2899 -----
2908
     _____
2909
2910
     ========== Header Byte Matched SuccessFull ============
2911
2912
         2913
2914
2915
2916
        2917
2918
2919
2920
2921
2922
         SUCCESSFULLY MATCHED
2923
2924
2925
2926
2927
2928
2929
2930
2931
     source side functional coverage = 38.889
2932
2933
2934
     destin side functional coverage = 41.667
2935
2936
2937
2938
2939
     Signal Error From Source Monitor = 1
2940
     _____
             Type Size Value
2941 Name
destin_address integral 2 'd0

2945 pay_lenth integral 6 'd18

2946 header_byte integral 8 'd72

2947 payload[0] integral 8 203

2948 payload[1] integral 8 191
```

```
      2949
      payload[2]
      integral
      8
      'd123

      2950
      payload[3]
      integral
      8
      182

      2951
      payload[4]
      integral
      8
      174

      2952
      payload[5]
      integral
      8
      'd92

      2953
      payload[6]
      integral
      8
      'd92

      2954
      payload[7]
      integral
      8
      'd116

      2955
      payload[8]
      integral
      8
      'd90

      2956
      payload[9]
      integral
      8
      'd95

      2957
      payload[10]
      integral
      8
      'd95

      2958
      payload[11]
      integral
      8
      'd95

      2959
      payload[12]
      integral
      8
      'd66

      2960
      payload[13]
      integral
      8
      'd66

      2961
      payload[14]
      integral
      8
      'd66

      2963
      payload[16]
      integral
      8
      'd66

      2964
      payload[17]
      integral
      8
      'd66

      2965
      parload[17]
      integral
      8
      'd66

                                             integral 8
 2949
                                                                                    'd123
                payload[2]
 2966
               _____
 2967
              _____
 2968 Name
                             Type Size Value
 2969 -----
2970 destin mon destin xtn - @1852
 2992
               parity_byte integral 8
                                                                              'd83
                delay
 2993
                                integral 6
                                                                              'd0
 2994
 2995
 2996
               2997
 2998
 2999
                                     ====== Payload Matched SuccessFull =====
 3000
 3001
 3002
                   3003
 3004
 3005
                                                                  _____
 3006
 3007
 3008
                       SUCCESSFULLY MATCHED
 3009
 3010
 3011
 3012
 3013
 3014
 3015
 3016
```

3025 Signal Error From Source Monitor = 1 3026 -

3 4

J	U	Ö.
3	0	8
3	0	8
3	\cap	8

3	0	8
3	0	8
3	0	8
3	\cap	Q

3083
3084
3085
3086

Name	Туре	Size	Value
source mon	source xtn	-	@ 1870
destin address	integral	2	'd0
pay lenth	integral	6	'd11
header byte	integral	8	'd44
payload[0]	integral	8	128
payload[1]	integral	8	'd61
payload[2]	integral	8	'd12
payload[3]	integral	8	'd90
payload[4]	integral	8	193
payload[5]	integral	8	'd56
payload[6]	integral	8	131
payload[7]	integral	8	255
payload[8]	integral	8	229
payload[9]	integral	8	139
payload[10]	integral	8	'd14
parity_byte	integral	8	'd34

Name	Туре	Size	Value
destin mon	destin xtn	_	@ 1874
des address	integral	2	'd0
pay lenth	integral	6	'd11
header byte	integral	8	'd44
payload[0]	integral	8	128
payload[1]	integral	8	'd61
payload[2]	integral	8	'd12
payload[3]	integral	8	'd90
payload[4]	integral	8	193
payload[5]	integral	8	'd56
payload[6]	integral	8	131
payload[7]	integral	8	255
payload[8]	integral	8	229
payload[9]	integral	8	139
payload[10]	integral	8	'd14
parity_byte	integral	8	'd34
delay -	integral	6	'd0

=========== Header Byte Matched SuccessFull =========== ============= Payload Matched SuccessFull ===================

SUCCESSFULLY MATCHED

```
3088
3089
     source side functional coverage = 38.889
3090
3091
     destin side functional coverage = 41.667
3092
3093
3094
3095
3096
3097 UVM INFO /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm objection.svh(1274
      ) @ 3650000: reporter [TEST DONE] 'run' phase is ready to proceed to the 'extract' phase
3098
3099
     --- UVM Report Summary ---
3100
3101 ** Report counts by severity
3102 UVM_INFO : 3
3103 UVM_WARNING: 0
3104 UVM_ERROR : 0
3105 UVM_FATAL : 0
3106 ** Report counts by id
3107 [RNTST] 1
3108 [TEST DONE]
3109 [UVMTOP] 1
3110 $finish called from file
     "/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm root.svh", line 437.
3111 $finish at simulation time 3650000
3112
      VCS Simulation Report
3113 Time: 3650000 ps
3114
3115
     // Medium PACKETS
3116
3117
3118 UVM INFO @ 0: reporter [RNTST] Running test medium seq test...
3119 UVM INFO @ 0: reporter [UVMTOP] UVM testbench topology:
3120 -----
           Type Size Value
3121 Name
                            destin driver
```

3154	rsp_port	uvm analysis port	_	@ 1081
3155	seq item port	uvm seq item pull port	_	@ 1072
3156	monh	destin monitor	_	@1047
3157	dmon port	uvm analysis port	_	@ 1055
3158	seqr	destin seqr	_	@ 1090
3159	rsp export	uvm analysis export	_	@ 1098
3160	seq item export	uvm seq item pull imp	_	@ 1204
3161	arbitration queue	array	0	_
3162	lock queue	array	0	_
3163	num last reqs	integral	32	'd1
3164	num last rsps	integral	32	'd1
3165	sb	tb scoreboard	J Z	@ 524
			_	@ 1274
3166 3167	destin_fifo[0]	uvm_tlm_analysis_fifo #(T)	_	
	analysis_export	uvm_analysis_imp	_	@ 1318
3168	get_ap	uvm_analysis_port	_	@ 1309
3169	get_peek_export	uvm_get_peek_imp	_	@ 1291
3170	put_ap	uvm_analysis_port	-	@ 1300
3171	put_export	uvm_put_imp	-	@ 1282
3172	destin_fifo[1]	<pre>uvm_tlm_analysis_fifo #(T)</pre>	-	@ 1327
3173	analysis_export	uvm_analysis_imp	-	@ 1371
3174	get_ap	uvm_analysis_port	-	@ 1362
3175	<pre>get_peek_export</pre>	uvm_get_peek_imp	-	@ 1344
3176	put ap	uvm analysis port	-	@ 1353
3177	put export	uvm put imp	_	@ 1335
3178	destin fifo[2]	uvm tlm analysis fifo #(T)	_	@ 1380
3179	analysis export	uvm analysis imp	_	@1424
3180	get ap	uvm_analysis_port	_	@1415
3181	get peek export	uvm_get_peek_imp	_	@ 1397
3182	put ap	uvm analysis port	_	@ 1406
3183	put export	uvm put imp	_	@ 1388
3184	source fifo	<pre>uvm tlm analysis fifo #(T)</pre>	_	@ 1221
3185			_	@ 1265
	analysis_export	uvm_analysis_imp	_	@ 1256
3186	get_ap	uvm_analysis_port	_	
3187	get_peek_export	uvm_get_peek_imp	_	@ 1238
3188	put_ap	uvm_analysis_port	_	@ 1247
3189	put_export	uvm_put_imp	-	@ 1229
3190	source_agth	source_agent_top	-	@ 508
3191	agth[0]	source_agent	-	@ 1438
3192	drvh	source_driver	-	@ 1468
3193	rsp_port	uvm_analysis_port	-	@ 1485
3194	seq_item_port	uvm_seq_item_pull_port	-	@ 1476
3195	monh	source_monitor	-	@ 1451
3196	smon port	uvm analysis port	-	@ 1459
3197	seqr	source seqr	_	@ 1494
3198	rsp export	uvm analysis export	_	@ 1502
3199	seq item export	uvm seq item pull imp	_	@ 1608
3200	arbitration queue	array	0	_
3201	lock queue	array	0	_
3202	num last reqs	integral	32	'd1
3203	num last rsps	integral	32	'd1
3204	v seqr	virtual seqr	_	@ 532
3205	rsp export	uvm analysis export	_	@ 540
3205	seq item export	<pre>uvm_analysis_export uvm seq item pull imp</pre>	_	@ 646
3207			0	_
	arbitration_queue	array	0	_
3208	lock_queue	array	_	_ ~1
3209	num_last_reqs	integral	32	'd1
3210	num_last_rsps	integral	32	'd1
3211				

3213	Signal Error From	Source Moni	tor =	1
3214	Name	Type	Size	Value
3216 3217	source_mon	source_xtn	-	@ 1648
3218 3219	destin_address pay_lenth	integral integral	2 6	'd1 'd27
3220 3221	header_byte payload[0]	integral integral	8 8	'd109 195
3222	payload[1]	integral	8	218

3223 3224				
	payload[2]	integral	8	227
< / / / / /	payload[3]	integral	8	'd122
		_		
3225	payload[4]	integral	8	'd64
3226	payload[5]	integral	8	191
3227	payload[6]	integral	8	'd24
3228	payload[7]	integral	8	138
		_		
3229	payload[8]	integral	8	'd22
3230	payload[9]	integral	8	235
3231	payload[10]	integral	8	139
3232	payload[11]	integral	8	'd42
3233	payload[12]	integral	8	197
3234			8	
	payload[13]	integral		'd44
3235	payload[14]	integral	8	249
3236	payload[15]	integral	8	141
3237	payload[<mark>16]</mark>	integral	8	198
3238	payload[17]	integral	8	220
3239	payload[18]	integral	8	'd93
		_		
3240	payload[19]	integral	8	224
3241	payload[20]	integral	8	235
3242	payload[21]	integral	8	'd45
3243	payload[22]	integral	8	'd42
3244	payload[23]	integral	8	214
3245	payload[24]	integral	8	149
		_		
3246	payload[25]	integral	8	196
3247	payload[26]	integral	8	'd31
3248	parity byte	integral	8	146
3249				
3250				
3251	Namo	Time	Size	Value
	Name	Type	Size	value
3252				
3253	destin_mon	destin_xtn	-	@ 1636
3254	des address	integral	2	'd1
3255	pay lenth	integral	6	'd27
3256	header byte	integral	8	'd109
3257	payload[0]	integral	8	195
3258	payload[1]	integral	8	218
3259	payload[2]	integral	8	
3260	payload[3]			227
3261	payroad[J]	integral	8	227 'd122
~ ~ · · ·	payload[3]	-		
	payload[4]	integral	8	'd122 'd64
3262	<pre>payload[4] payload[5]</pre>	integral integral	8 8 8	'd122 'd64 191
3262 3263	<pre>payload[4] payload[5] payload[6]</pre>	integral integral integral	8 8 8	'd122 'd64 191 'd24
3262 3263 3264	<pre>payload[4] payload[5] payload[6] payload[7]</pre>	integral integral integral integral	8 8 8 8	'd122 'd64 191 'd24 138
3262 3263 3264 3265	<pre>payload[4] payload[5] payload[6] payload[7] payload[8]</pre>	integral integral integral integral integral	8 8 8 8	'd122 'd64 191 'd24 138 'd22
3262 3263 3264	<pre>payload[4] payload[5] payload[6] payload[7]</pre>	integral integral integral integral	8 8 8 8	'd122 'd64 191 'd24 138
3262 3263 3264 3265 3266	<pre>payload[4] payload[5] payload[6] payload[7] payload[8] payload[9]</pre>	integral integral integral integral integral integral integral	8 8 8 8	'd122 'd64 191 'd24 138 'd22
3262 3263 3264 3265 3266 3267	<pre>payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10]</pre>	integral integral integral integral integral integral integral	8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139
3263 3264 3265 3266 3267 3268	<pre>payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11]</pre>	integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42
3262 3263 3264 3265 3266 3267 3268 3269	<pre>payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12]</pre>	integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42
3262 3263 3264 3265 3266 3267 3268 3269 3270	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13]	integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44
3262 3263 3264 3265 3266 3267 3268 3269 3270 3271	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14]	integral integral integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249
3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13]	integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44
3262 3263 3264 3265 3266 3267 3268 3269 3270 3271	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14]	integral integral integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249
3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16]	integral integral integral integral integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198
3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17]	integral integral integral integral integral integral integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220
3262 3263 3264 3265 3266 3267 3268 3270 3271 3272 3273 3274 3275	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[18]	integral integral integral integral integral integral integral integral integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93
3262 3263 3264 3265 3266 3267 3268 3270 3271 3272 3273 3274 3275 3276	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224
3262 3263 3264 3265 3266 3267 3268 3270 3271 3272 3273 3274 3275 3276 3277	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224 235
3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224 235 'd45
3262 3263 3264 3265 3266 3267 3268 3270 3271 3272 3273 3274 3275 3276 3277	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224 235
3262 3263 3264 3265 3266 3267 3268 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[22]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224 235 'd45 'd42
3262 3263 3264 3265 3266 3267 3268 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[22] payload[23]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224 235 'd45 'd42 214
3262 3263 3264 3265 3266 3267 3268 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[21] payload[22] payload[24]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224 235 'd45 'd45 'd42 214 149
3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[21] payload[22] payload[24] payload[25]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224 235 'd45 'd45 'd42 214 149 196
3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[12] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[21] payload[22] payload[23] payload[24] payload[26]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224 235 'd45 'd42 214 149 196 'd31
3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[21] payload[22] payload[23] payload[24] payload[26] parity_byte	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224 235 'd45 'd42 214 149 196 'd31 146
3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[12] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[21] payload[22] payload[23] payload[24] payload[26]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224 235 'd45 'd42 214 149 196 'd31
3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284	payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[21] payload[22] payload[23] payload[24] payload[26] parity_byte	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd122 'd64 191 'd24 138 'd22 235 139 'd42 197 'd44 249 141 198 220 'd93 224 235 'd45 'd42 214 149 196 'd31 146

```
3292
 3293
 3294
                3295
  3296
  3297
  3298
 3299
 3300
                       SUCCESSFULLY MATCHED
 3301
 3302
 3303
 3304
 3305
 3306
 3307
 3308
 3309
             source side functional coverage = 38.889
 3310
 3311
 3312 destin side functional coverage = 41.667
 3313
 3314
 3315
               3316
 3317
             Signal Error From Source Monitor = 1
  3318
              ______
  3319 Name
                                                  Type Size Value
3321 source_mon source_xtn - @1803
3322 destin_address integral 2 'd1
3323 pay_lenth integral 6 'd29
3324 header_byte integral 8 'd117
3325 payload[0] integral 8 'd107
3326 payload[1] integral 8 'd22
3327 payload[2] integral 8 'd22
3328 payload[3] integral 8 'd106
3330 payload[5] integral 8 'd88
3331 payload[6] integral 8 'd66
3332 payload[6] integral 8 'd66
3333 payload[7] integral 8 'd66
3333 payload[8] integral 8 'd66
3334 payload[9] integral 8 'd56
3335 payload[11] integral 8 'd56
3336 payload[12] integral 8 'd56
3337 payload[12] integral 8 'd37
3337 payload[12] integral 8 'd37
3338 payload[13] integral 8 'd34
3339 payload[14] integral 8 'd34
3339 payload[15] integral 8 'd34
3340 payload[15] integral 8 'd34
3341 payload[16] integral 8 'd34
3342 payload[17] integral 8 'd315
3343 payload[18] integral 8 'd155
3344 payload[19] integral 8 'd155
3345 payload[20] integral 8 'd105
3346 payload[21] integral 8 'd105
3347 payload[21] integral 8 'd105
3348 payload[22] integral 8 'd105
3349 payload[23] integral 8 'd105
3349 payload[24] integral 8 'd105
3349 payload[25] integral 8 'd14
3350 payload[26] integral 8 'd14
3351 payload[27] integral 8 'd14
3352 payload[28] integral 8 'd104
3355 payload[28] integral 8 'd104
3356
  3320 -----
 3321 source_mon source xtn - @1803
 3355 -----
 3356 -----
                               Type Size Value
 3357 Name
 3358 -----
 3359 destin_mon destin_xtn - @1807
3360 des_address integral 2 'd1
```

```
pay_lenth integral 6 'd29
header_byte integral 8 'd117
payload[0] integral 8 'd107
payload[1] integral 8 'd22
payload[2] integral 8 250
payload[3] integral 8 133
payload[4] integral 8 'd106
payload[5] integral 8 'd88
payload[6] integral 8 'd61
payload[7] integral 8 'd16
payload[8] integral 8 'd16
payload[9] integral 8 'd56
payload[10] integral 8 'd56
payload[11] integral 8 237
payload[12] integral 8 'd37
payload[12] integral 8 156
payload[13] integral 8 156
payload[14] integral 8 156
payload[15] integral 8 194
payload[16] integral 8 194
payload[16] integral 8 210
payload[17] integral 8 210
payload[18] integral 8 242
payload[19] integral 8 242
payload[19] integral 8 242
payload[20] integral 8 242
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
            payload[19] integral 8 'd105
payload[20] integral 8 237
payload[21] integral 8 246
payload[22] integral 8 175
payload[23] integral 8 'd14
payload[24] integral 8 249
payload[25] integral 8 'd44
payload[26] integral 8 'd44
payload[26] integral 8 'd104
payload[27] integral 8 186
payload[28] integral 8 162
parity byte integral 8 155
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
             parity_byte integral 8
3392
                                                                      155
              delay integral 6
3393
                                                                        'd0
3394
3395
3396
            3397
3398
3399
                 ----- Payload Matched SuccessFull ----- Payload Matched
3400
3401
3402
            =========== Parity Byte Matched SuccessFull ============
3403
3404
3405
3406
3407
3408
                    SUCCESSFULLY MATCHED
3409
3410
3411
3412
3413
3414
3415
3416
3417
           source side functional coverage = 38.889
3418
3419
3420
           destin side functional coverage = 41.667
3421
3422
3423
3424
3425
            Signal Error From Source Monitor = 1
3426
            ______
3427
          Name
                                           Type Size Value
3428
            _____
```

source mon source xtn - @1826

3430	destin addre	ss integral	2	'd1
3431	pay_lenth	integral	6	'd25
3432	header byte	integral	8	'd101
3433	payload[0]	integral	8	'd76
		_		
3434	payload[1]	integral	8	238
3435	payload[2]	integral	8	216
3436		integral	8	'd123
	payload[3]			
3437	payload[4]	integral	8	'd86
3438	payload[5]	integral	8	' d7
		-		
3439	payload[6]	integral	8	243
3440	payload[7]	integral	8	220
3441	payload[8]	integral	8	130
		_		
3442	payload[9]	integral	8	156
3443	payload[10]	integral	8	142
3444	payload[11]		8	132
		integral		
3445	payload[12]	integral	8	150
3446	payload[13]	integral	8	'd13
		_		
3447	payload[14]	integral	8	142
3448	payload[15]	integral	8	195
3449	payload[16]	integral	8	'd5
		-		
3450	payload[17]	integral	8	239
3451	payload[18]	integral	8	'd119
3452	payload[19]	integral	8	159
		-		
3453	payload[20]	integral	8	'd69
3454	payload[21]	integral	8	162
		-		
3455	payload[22]	integral	8	235
3456	payload[23]	integral	8	'd74
3457	payload[24]	integral	8	202
3458	parity_byte	integral	8	'd86
3459				
3460				
3461	Name	Type	Size	Value
3462				
3402				
	dostin mon	dostin vtn		0 1930
3463	destin_mon	destin_xtn	-	@ 1830
	des_address	destin_xtn integral	<u>-</u> 2	@ 1830 'd1
3463 3464	des_address	integral		'd1
3463 3464 3465	des_address pay_lenth	integral integral	6	'd1 'd25
3463 3464 3465 3466	des_address pay_lenth header_byte	integral integral integral	6 8	'd1 'd25 'd101
3463 3464 3465	<pre>des_address pay_lenth header_byte payload[0]</pre>	integral integral integral integral	6	'd1 'd25 'd101 'd76
3463 3464 3465 3466 3467	<pre>des_address pay_lenth header_byte payload[0]</pre>	integral integral integral integral	6 8	'd1 'd25 'd101 'd76
3463 3464 3465 3466 3467 3468	<pre>des_address pay_lenth header_byte payload[0] payload[1]</pre>	integral integral integral integral integral integral	6 8 8 8	'd1 'd25 'd101 'd76 238
3463 3464 3465 3466 3467 3468 3469	des_address pay_lenth header_byte payload[0] payload[1] payload[2]	integral integral integral integral integral integral integral	6 8 8 8	'd1 'd25 'd101 'd76 238 216
3463 3464 3465 3466 3467 3468	<pre>des_address pay_lenth header_byte payload[0] payload[1]</pre>	integral integral integral integral integral integral	6 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123
3463 3464 3465 3466 3467 3468 3469 3470	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3]	integral integral integral integral integral integral integral integral	6 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123
3463 3464 3465 3466 3467 3468 3469 3470 3471	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4]	integral	6 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5]	integral	6 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7
3463 3464 3465 3466 3467 3468 3469 3470 3471	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4]	integral	6 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6]	integral	6 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7]	integral	6 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8]	integral	6 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9]	integral	6 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9]	integral	6 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[11] payload[12] payload[12] payload[14] payload[15] payload[16]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[11] payload[12] payload[12] payload[14] payload[15] payload[15] payload[16] payload[17]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[11] payload[12] payload[12] payload[14] payload[15] payload[16]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[11] payload[12] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[17] payload[18]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[11] payload[12] payload[12] payload[14] payload[15] payload[15] payload[16] payload[17] payload[17] payload[17] payload[18] payload[19]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119 159
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[12] payload[14] payload[15] payload[15] payload[16] payload[17] payload[17] payload[18] payload[19] payload[19] payload[19] payload[20]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119 159 'd69
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[11] payload[12] payload[12] payload[14] payload[15] payload[15] payload[16] payload[17] payload[17] payload[17] payload[18] payload[19]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119 159
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[16] payload[17] payload[18] payload[19] payload[19] payload[20] payload[21]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119 159 'd69 162
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[11] payload[12] payload[12] payload[15] payload[14] payload[15] payload[15] payload[16] payload[17] payload[16] payload[17] payload[18] payload[19] payload[19] payload[20] payload[21] payload[21] payload[22]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119 159 'd69 162 235
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[11] payload[12] payload[12] payload[14] payload[15] payload[15] payload[16] payload[17] payload[16] payload[17] payload[18] payload[19] payload[19] payload[20] payload[21] payload[21] payload[22] payload[23]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119 159 'd69 162 235 'd74
3463 3464 3465 3466 3467 3468 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[11] payload[12] payload[12] payload[15] payload[14] payload[15] payload[15] payload[16] payload[17] payload[16] payload[17] payload[18] payload[19] payload[19] payload[20] payload[21] payload[21] payload[22]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119 159 'd69 162 235
3463 3464 3465 3466 3467 3468 3469 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[10] payload[11] payload[12] payload[14] payload[15] payload[15] payload[15] payload[16] payload[17] payload[18] payload[19] payload[19] payload[20] payload[21] payload[21] payload[22] payload[23] payload[24]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119 159 'd69 162 235 'd74 202
3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[4] payload[5] payload[6] payload[6] payload[7] payload[9] payload[10] payload[10] payload[11] payload[12] payload[12] payload[15] payload[15] payload[15] payload[16] payload[17] payload[18] payload[19] payload[19] payload[20] payload[21] payload[21] payload[22] payload[23] payload[24] parity_byte	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119 159 'd69 162 235 'd74 202 'd86
3463 3464 3465 3466 3467 3468 3469 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491	des_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[4] payload[5] payload[6] payload[7] payload[7] payload[9] payload[10] payload[10] payload[11] payload[12] payload[14] payload[15] payload[15] payload[15] payload[16] payload[17] payload[18] payload[19] payload[19] payload[20] payload[21] payload[21] payload[22] payload[23] payload[24]	integral	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd1 'd25 'd101 'd76 238 216 'd123 'd86 'd7 243 220 130 156 142 132 150 'd13 142 195 'd5 239 'd119 159 'd69 162 235 'd74 202

3494 -----

3496 ====== Header_Byte Matched SuccessFull ========

3497 3498

```
3499
                                         ====== Payload Matched SuccessFull =====
  3500
 3501
  3502
                      ================= Parity Byte Matched SuccessFull =====
  3503
  3504
  3505
  3506
 3507
 3508
                        SUCCESSFULLY MATCHED
 3509
 3510
 3511
 3512
 3513
  3514
  3515
  3516
 3517 source side functional coverage = 38.889
 3518
 3519
 3520 destin side functional coverage = 41.667
 3521
 3522
 3523
 3524
               Signal Error From Source Monitor = 1
  3525
  3526
  3527 Name
                                                    Type Size Value
3529 source_mon source_xtn - @1848
3530 destin_address integral 2 'd1
3531 pay_lenth integral 6 'd25
3532 header_byte integral 8 'd101
3533 payload[0] integral 8 205
3534 payload[1] integral 8 215
3535 payload[2] integral 8 'd37
3536 payload[3] integral 8 229
3538 payload[4] integral 8 229
3538 payload[5] integral 8 'd89
3539 payload[6] integral 8 'd89
3540 payload[7] integral 8 'd118
3541 payload[7] integral 8 'd118
3542 payload[9] integral 8 151
3542 payload[9] integral 8 182
3543 payload[10] integral 8 'd76
3544 payload[11] integral 8 'd48
3545 payload[12] integral 8 'd48
3546 payload[13] integral 8 'd48
3547 payload[14] integral 8 'd48
3548 payload[15] integral 8 'd48
3549 payload[15] integral 8 'd26
3549 payload[15] integral 8 'd26
3550 payload[17] integral 8 'd39
3551 payload[18] integral 8 'd39
3552 payload[19] integral 8 'd39
3553 payload[20] integral 8 'd26
3554 payload[21] integral 8 'd26
3555 payload[21] integral 8 'd26
3556 payload[22] integral 8 'd27
3557 payload[22] integral 8 'd39
3556 payload[22] integral 8 'd39
3557 payload[22] integral 8 'd39
3556 payload[24] integral 8 'd39
3557 payload[24] integral 8 'd39
3558 parity_byte integral 8 'd74
3559
3560
  3528 -----
 3529 source_mon source_xtn - @1848
  3559
                 _____
 3560 -----
 3561 Name Type Size Value
 3562 -----
 3563 destin_mon destin_xtn - @1852
 3564 des_address integral 2 'd1
3565 pay_lenth integral 6 'd25
3566 header_byte integral 8 'd101
3567 payload[0] integral 8 205
```

```
3568 payload[1] integral 8 215
3569 payload[2] integral 8 185
3570 payload[3] integral 8 'd37
3571 payload[4] integral 8 229
3572 payload[5] integral 8 'd89
3573 payload[6] integral 8 'd18
3574 payload[7] integral 8 'd118
3575 payload[8] integral 8 151
3576 payload[9] integral 8 182
3577 payload[10] integral 8 'd76
3578 payload[11] integral 8 'd54
3579 payload[12] integral 8 'd48
3580 payload[13] integral 8 'd48
3580 payload[14] integral 8 'd26
3582 payload[15] integral 8 'd26
3582 payload[16] integral 8 'd39
3584 payload[17] integral 8 'd39
3585 payload[18] integral 8 'd26
3586 payload[19] integral 8 'd26
3587 payload[19] integral 8 'd26
3588 payload[19] integral 8 'd26
3589 payload[20] integral 8 'd5
3580 payload[21] integral 8 'd5
3580 payload[22] integral 8 'd5
3580 payload[23] integral 8 'd5
3580 payload[24] integral 8 'd5
3580 payload[25] integral 8 'd5
3580 payload[26] integral 8 'd5
3580 payload[27] integral 8 'd5
3580 payload[28] integral 8 'd5
3580 payload[29] integral 8 'd5
3580 payload[21] integral 8 'd5
3580 payload[24] integral 8 'd74
3590 payload[24] integral 8 'd74
   3594
                     -----
   3595
   3596
                     ============= Header Byte Matched SuccessFull ===============
   3597
  3598
  3599
                        3600
  3601
  3602
                        ========= Parity Byte Matched SuccessFull ===================
  3603
  3604
   3605
   3606
  3607
  3608
                                  SUCCESSFULLY MATCHED
  3609
  3610
  3611
  3612
  3613
  3614
  3615
   3616
   3617
                      source side functional coverage = 38.889
   3618
  3619
  3620
                     destin side functional coverage = 41.667
  3621
  3622
  3623
   3624
  3625
                        Signal Error From Source Monitor = 1
   3626
```

Name	Туре	Size	Value
source_mon destin_address pay_lenth header_byte payload[0] payload[1] payload[2] payload[3]	source_xtn integral integral integral integral integral integral integral	- 2 6 8 8 8	@1870 'd1 'd22 'd89 254 184 226

payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15]	integral	8 8 8 8	254 'd69 'd109 232 232		
payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15]	integral integral integral integral integral	8 8 8	'd109 232 232		
payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15]	integral integral integral integral integral	8 8 8	'd109 232 232		
payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15]	integral integral integral integral	8 8 8	232 232		
<pre>payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15]</pre>	integral integral integral	8 8	232		
<pre>payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15]</pre>	integral integral	8			
payload[10] payload[11] payload[12] payload[13] payload[14] payload[15]	integral				
<pre>payload[11] payload[12] payload[13] payload[14] payload[15]</pre>	_	_	'd57		
<pre>payload[11] payload[12] payload[13] payload[14] payload[15]</pre>	_	8	139		
<pre>payload[12] payload[13] payload[14] payload[15]</pre>			185		
<pre>payload[13] payload[14] payload[15]</pre>	_		230		
<pre>payload[14] payload[15]</pre>	integral				
payload[15]	integral		175		
payload[15]	integral	8	'd85		
	integral	8	'd123		
payload[16]	integral		240		
payload[17]	integral		166		
	_				
payload[18]	integral		'd104		
payload[19]	integral		167		
payload[20]	integral	8	240		
payload[21]	integral	8	'd27		
parity byte	integral		'd13		
parrey_syce					
Name	Туре	Size	Value		
vanie	1 y p e	5126	value		
destin mon	destin xtn	_	@ 1874		
des_address	integral	2	'd1		
pay_lenth	integral	6	'd22		
header_byte	integral	8	'd89		
payload[0]	integral	8	254		
payload[1]	integral	8	184		
	_		226		
payload[2]	integral	8			
payload[3]	integral	8	'd56		
payload[4]	integral	8	254		
payload[5]	integral	8	'd69		
payload[6]	integral	8	'd109		
payload[7]	integral	8	232		
payload[8]	integral	8	232		
payload[9]	integral	8	'd57		
payload[10]	integral	8	139		
payload[11]	integral	8	185		
payload[12]	integral	8	230		
	=	_			
payload[13]	integral	8	175		
payload[14]	integral	8	'd85		
payload[15]	integral	8	'd123		
payload[16]	integral	8	240		
payload[17]	integral	8	166		
	_				
payload[18]	integral	8	'd104		
payload[19]	integral	8	167		
payload[20]	integral	8	240		
payload[21]	integral	8	'd27		
parity byte	integral	8	'd13		
delay	integral	6	'd0		
		_	3.6	2 - 33	
	====== Head	er_Byt	e Matched	SuccessFull:	
		_	_		
	======= Payl	oad Ma	tched Suco	cessFull ====	
	====== Pari	tv Bv+	e Matched	SuccessFull:	==========
	rail	_1 _1 1 1 L	.c macched	Successfull .	
	:=======		:======		
	TTTT MAMOUTED				
SUCCESSFU	ILLY MATCHED				
SUCCESSFU	ILLY MATCHED				
SUCCESSFU	JLLY MATCHED				

```
3707
3708
3709
3710
3711
          source side functional coverage = 38.889
3712
3713
3714 destin side functional coverage = 41.667
3715
3716
3717
3718
         UVM INFO /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_objection.svh(1274
3719
         ) @ 4850000: reporter [TEST DONE] 'run' phase is ready to proceed to the 'extract' phase
3720
3721
        --- UVM Report Summary ---
3722
3723
         ** Report counts by severity
3724 UVM INFO: 3
3725 UVM WARNING: 0
3728 ** Report counts by id
3729
       [RNTST] 1
        [TEST_DONE]
[UVMTOP] 1
3730
3731
3732
         $finish called from file
         "/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm root.svh", line 437.
3733 $finish at simulation time 4850000
3734
             VCS Simulation Report
3735
        Time: 4850000 ps
3736
3737
3738
3739
         // Large PACKETS
3740
3741
3742
      UVM INFO @ 0: reporter [RNTST] Running test large seq test...
3743 UVM INFO @ 0: reporter [UVMTOP] UVM testbench topology:
3744 -----
3745 Name
                                               Type
                                                                                    Size Value
3746 -----
3747 uvm_test_top
                                              large_seq_test
                tb_env - @474

tb_env - @499

estin_agth destin_agent_top - @516

agth[0] destin_agent - @660

drvh destin_driver - @708

rsp_port uvm_analysis_port - @725

seq_item_port uvm_seq_item_pull_port - @716

monh destin_monitor - @691

dmon_port uvm_analysis_port - @699

seqr destin_seqr - @734

rsp_export uvm_analysis_export - @742

seq_item_export uvm_seq_item_pull_imp - @848

arbitration_queue array 0 -

lock_queue array 0 -

num_last_rocc
                                             tb_env
3748
        envh
3749
           destin_agth
3750
               agth[0]
3751
3752
3753
3754
3755
3756
3757
3758
              arbitration_queue array
lock_queue array 0 -
num_last_reqs integral 32 'd1
num_last_rsps integral 32 'd1
agth[1] destin_agent - @669
drvh destin_driver - @886
rsp_port uvm_analysis_port - @903
seq_item_port uvm_seq_item_pull_port - @894
monh destin_monitor - @869
dmon_port uvm_analysis_port - @877
seqr destin_seqr - @912
rsp_export uvm_analysis_export - @920
seq_item_export uvm_seq_item_pull_imp - @102
arbitration_queue array 0 -
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
                                                                                          @1026
```

```
3835 -----
3836
3837 Signal Error From Source Monitor = 1
```

3842	destin addres	ss integral	2	2
3843	pay_lenth	integral	6	57
3844	header byte	integral	8	230
3845	payload[0]	integral	8	'd16
3846	payload[0] payload[1]	integral	8	161
3847		integral	8	'd50
	payload[2]			245
3848	payload[3]	integral	8	
3849	payload[4]	integral	8	'd74
3850	payload[5]	integral	8	'd71
3851	payload[6]	integral	8	202
3852	payload[7]	integral	8	'd23
3853	payload[8]	integral	8	'd73
3854	payload[9]	integral	8	241
3855	payload[10]	integral	8	'd80
3856	payload[11]	integral	8	'd8
3857	payload[12]	integral	8	'd79
3858	payload[13]	integral	8	199
3859	payload[14]	integral	8	'd54
3860	payload[15]	integral	8	'd103
3861	payload[16]	integral	8	192
3862	payload[17]	integral	8	138
3863	payload[17]	integral	8	'd125
3864	payload[10]		8	'd104
3865		integral	8	157
	payload[20]	integral		
3866	payload[21]	integral	8	'd86
3867	payload[22]	integral	8	'd112
3868	payload[23]	integral	8	'd11
3869	payload[24]	integral	8	'd118
3870	payload[25]	integral	8	133
3871	payload[26]	integral	8	'd24
3872	payload[27]	integral	8	171
3873	payload[28]	integral	8	133
3874	payload[29]	integral	8	'd120
3875	payload[30]	integral	8	'd9
3876	payload[31]	integral	8	'd0
3877	payload[32]	integral	8	'd83
3878	payload[33]	integral	8	210
3879	payload[34]	integral	8	224
3880	payload[35]	integral	8	204
3881	payload[36]	integral	8	'd14
3882	payload[37]	integral	8	'd106
3883	payload[38]	integral	8	'd122
3884	payload[39]	integral	8	'd5
3885	payload[40]	integral	8	'd119
3886	payload[41]	integral	8	'd116
3887	payload[42]	integral	8	'd23
3888	payload[43]	integral	8	'd43
3889	payload[44]	integral	8	'd91
3890	payload[44]		0	
0000		Integral	Q	'Ahli
3891		integral	8	'd60 'd91
3891	payload[46]	integral	8	'd91
3892	<pre>payload[46] payload[47]</pre>	integral integral	8	'd91 252
3892 3893	payload[46] payload[47] payload[48]	integral integral integral	8 8 8	'd91 252 'd42
3892 3893 3894	<pre>payload[46] payload[47] payload[48] payload[49]</pre>	integral integral integral integral	8 8 8 8	'd91 252 'd42 'd94
3892 3893 3894 3895	<pre>payload[46] payload[47] payload[48] payload[49] payload[50]</pre>	integral integral integral integral integral	8 8 8 8	'd91 252 'd42 'd94 154
3892 3893 3894 3895 3896	<pre>payload[46] payload[47] payload[48] payload[49] payload[50] payload[51]</pre>	integral integral integral integral integral integral integral	8 8 8 8 8	'd91 252 'd42 'd94 154 'd71
3892 3893 3894 3895 3896 3897	payload[46] payload[47] payload[48] payload[49] payload[50] payload[51] payload[52]	integral integral integral integral integral integral integral integral	8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67
3892 3893 3894 3895 3896 3897 3898	payload[46] payload[47] payload[48] payload[49] payload[50] payload[51] payload[52] payload[53]	integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67 251
3892 3893 3894 3895 3896 3897 3898 3899	payload[46] payload[47] payload[48] payload[49] payload[50] payload[51] payload[52] payload[53] payload[54]	integral	8 8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67 251
3892 3893 3894 3895 3896 3897 3898 3899 3900	payload[46] payload[47] payload[48] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55]	integral	8 8 8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67 251 'd75 214
3892 3893 3894 3895 3896 3897 3898 3899 3900 3901	payload[46] payload[47] payload[48] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55] payload[55]	integral integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67 251 'd75 214
3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902	payload[46] payload[47] payload[48] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[56] parity_byte	integral	8 8 8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67 251 'd75 214
3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903	payload[46] payload[47] payload[48] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[56] parity_byte	integral	8 8 8 8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67 251 'd75 214
3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904	payload[46] payload[47] payload[48] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[56] parity_byte	integral	8 8 8 8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67 251 'd75 214 'd117 146
3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905	payload[46] payload[47] payload[48] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[56] parity_byte	integral	8 8 8 8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67 251 'd75 214
3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906	payload[46] payload[47] payload[48] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] parity_byte	integral	8 8 8 8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67 251 'd75 214 'd117 146
3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907	payload[46] payload[47] payload[48] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] parity_byte	integral dintegral dintegral dintegral dintegral dintegral dintegral	8 8 8 8 8 8 8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67 251 'd75 214 'd117 146 Value @1642
3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908	payload[46] payload[47] payload[48] payload[49] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] parity_byte	integral	8 8 8 8 8 8 8 8 8 8 7	'd91 252 'd42 'd94 154 'd71 'd67 251 'd75 214 'd117 146 Value @1642 2
3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907	payload[46] payload[47] payload[48] payload[49] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] parity_byte Name destin_mon des_address pay_lenth	integral dintegral dintegral dintegral dintegral dintegral dintegral	8 8 8 8 8 8 8 8 8 8 8 8	'd91 252 'd42 'd94 154 'd71 'd67 251 'd75 214 'd117 146 Value 01642 2 57
3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908	payload[46] payload[47] payload[48] payload[49] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] parity_byte	integral	8 8 8 8 8 8 8 8 8 8 7	'd91 252 'd42 'd94 154 'd71 'd67 251 'd75 214 'd117 146 Value @1642 2

```
3912
         payload[1] integral
                                            161
3913
         payload[2] integral 8
                                            'd50
        payload[3] integral 8
payload[4] integral 8
payload[5] integral 8
3914
                                            245
3915
                                            'd74
3916
                                            'd71
3917
        payload[6] integral 8
                                            202
3918
        payload[7] integral 8
                                            'd23
        payload[8] integral 8
                                            'd73
3919
        payload[9] integral 8
3920
                                            241
        payload[10] integral 8
3921
                                            'd80
        payload[11] integral 8
                                            'd8
3922
         payload[12] integral 8
                                            'd79
3923
        payload[12] integral 8
payload[14] integral 8
payload[15] integral 8
payload[15] integral 8
payload[16] integral 8
3924
                                            199
3925
                                            'd54
                                           'd103
3926
3927
                                           192
        payload[17] integral 8
                                           138
3928
3929
        payload[18] integral 8
                                            'd125
3930
        payload[19] integral 8
                                            'd104
        payload[20] integral 8
                                           157
3931
3932
        payload[21] integral 8
                                            'd86
3933
        payload[22] integral
                                    8
                                            'd112
         payload[23] integral 8
                                            'd11
3934
       payload[24] integral 8
payload[25] integral 8
payload[26] integral 8
payload[27] integral 8
                                           'd118
3935
3936
                                           133
                                            'd24
3937
3938
                                            171
3939
        payload[28] integral 8
                                            133
3940
        payload[29] integral 8
                                            'd120
        payload[30] integral 8
                                            'd9
3941
        payload[31] integral 8
                                            'd0
3942
        payload[32] integral 8
                                            'd83
3943
3944
        payload[33] integral 8
                                            210
        payload[34] integral 8
3945
                                            224
       payload[34] integral 8
payload[36] integral 8
payload[37] integral 8
payload[38] integral 8
payload[38] integral 8
payload[39] integral 8
                                            204
3946
3947
                                            'd14
3948
                                            'd106
3949
                                            'd122
3950
                                            'd5
3951
        payload[40] integral 8
                                            'd119
        payload[41] integral 8
                                            'd116
3952
        payload[42] integral 8
                                            'd23
3953
        payload[43] integral 8
3954
                                            'd43
3955
        payload[44] integral 8
                                            'd91
         payload[45] integral 8
                                            'd60
3956
       payload[46] integral 8
payload[47] integral 8
payload[48] integral 8
payload[49] integral 8
                                            'd91
3957
3958
                                            252
3959
                                            'd42
3960
                                            'd94
3961
        payload[50] integral 8
                                            154
        payload[51] integral 8
3962
                                            'd71
3963
        payload[52] integral 8
                                            'd67
3964
        payload[53] integral 8
                                            251
3965
        payload[54] integral 8
                                            'd75
3966
        payload[55] integral 8
                                            214
3967
         payload[56] integral 8
                                            'd117
         parity byte integral
3968
                                     8
                                            146
3969
                                            'd0
         delay integral
                                    6
3970
3971
```

payload[0] integral 8

'd16

----- Payload Matched SuccessFull -----

3976 3977

SUCCESSFULLY MATCHED

3993 source side functional coverage = 38.889

3996 destin side functional coverage = 41.667

Name	Type	Size	Value
			 @1803
source_mon destin address	source_xtn	2	2
_	integral integral	6	56
pay_lenth header byte	-	8	226
payload[0]	integral integral	8	167
payload[1]	integral	8	212
payload[2]	integral	8	211
payload[3]	integral	8	'd71
	_	8	227
payload[4]	integral	8	'd91
payload[5]	integral		
payload[6]	integral	8	188
payload[7]	integral	8	207
payload[8]	integral	8	'd47
payload[9]	integral	8	'd0
payload[10]	integral	8	'd117
payload[11]	integral	8	148
payload[12]	integral	8	206
payload[13]	integral	8	190
payload[14]	integral	8	'd39
payload[15]	integral	8	173
payload[16]	integral	8	206
payload[17]	integral	8	205
payload[18]	integral	8	'd76
payload[19]	integral	8	'd58
payload[20]	integral	8	143
payload[21]	integral	8	'd20
payload[22]	integral	8	128
payload[23]	integral	8	195
payload[24]	integral	8	'd50
payload[25]	integral	8	'd79
payload[26]	integral	8	'd29
payload[27]	integral	8	'd31
payload[28]	integral	8	236
payload[29]	integral	8	137
payload[30]	integral	8	245
payload[31]	integral	8	185
payload[32]	integral	8	152
payload[33]	integral	8	'd110
payload[34]	integral	8	239
payload[35]	integral	8	205
payload[36]	integral	8	234
payload[37]	integral	8	'd69
payload[38]	integral	8	171
payload[39]	integral	8	172

4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066	payload[40] payload[41] payload[42] payload[43] payload[44] payload[45] payload[46] payload[47] payload[48] payload[49] payload[50] payload[51] payload[52] payload[53] payload[54] payload[55] parity_byte	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	212 134 194 'd121 231 'd21 'd50 'd41 'd89 'd24 'd6 'd103 143 208 'd91 190
4067	Name	Туре	Size	Value
4069 4070	destin mon	destin xtn		@ 1807
4071	des_address	integral	2	2
4072	pay_lenth	integral	6	56
4073 4074	header_byte payload [0]	integral integral	8	226 167
4075	payload[1]	integral	8	212
4076	payload[2]	integral	8	211
4077	payload[3]	integral	8	'd71
4078 4079	<pre>payload[4] payload[5]</pre>	integral integral	8	227 'd91
4075	payload[6]	integral	8	188
4081	payload[7]	integral	8	207
4082	payload[8]	integral	8	'd47
4083	payload[9]	integral	8	'd0
4084 4085	payload[<mark>10]</mark> payload[<mark>11]</mark>	integral integral	8 8	'd117 148
4086	payload[12]	integral	8	206
4087	payload[13]	integral	8	190
4088	payload[14]	integral	8	'd39
4089	payload[15]	integral	8	173
4090 4091	<pre>payload[16] payload[17]</pre>	integral integral	8	206 205
4092	payload[17] payload[18]	integral	8	'd76
4093	payload[19]	integral	8	'd58
4094	payload[20]	integral	8	143
4095	payload[21]	integral	8	'd20
4096 4097	<pre>payload[22] payload[23]</pre>	integral integral	8	128 195
4098	payload[24]	integral	8	'd50
4099	payload[25]	integral	8	'd79
4100	payload[26]	integral	8	'd29
4101	payload[27]	integral	8	'd31
4102 4103	payload[<mark>28]</mark> payload[<mark>29]</mark>	integral integral	8 8	236 137
4103	payload[30]	integral	8	245
4105	payload[31]	integral	8	185
4106	payload[32]	integral	8	152
4107	payload[33]	integral	8	'd110
4108 4109	<pre>payload[34] payload[35]</pre>	integral integral	8	239 205
4110	payload[36]	integral	8	234
4111	payload[37]	integral	8	'd69
4112	payload[38]	integral	8	171
4113 4114	payload[39]	integral	8	172 212
4114	payload[40] payload[41]	integral integral	8	134
4116	payload[42]	integral	8	194
4117	payload[43]	integral	8	'd121

```
4118 payload[44] integral 8 231
4119 payload[45] integral 8 231
4120 payload[46] integral 8 'd21
4121 payload[47] integral 8 'd50
4122 payload[48] integral 8 'd41
4123 payload[49] integral 8 'd89
4124 payload[50] integral 8 'd24
4125 payload[51] integral 8 'd66
4126 payload[51] integral 8 'd66
4126 payload[52] integral 8 'd103
4127 payload[53] integral 8 143
4128 payload[54] integral 8 208
4129 payload[55] integral 8 'd91
4130 parity_byte integral 8 190
4131 delay integral 6 'd0
                   _____
 4132
 4133
 4134
                  4135
 4136
 4137
                           4138
 4139
 4140
                   ======== Parity Byte Matched SuccessFull ========
 4141
 4142
 4143
 4144
 4145
 4146
                            SUCCESSFULLY MATCHED
 4147
 4148
 4149
 4150
 4151
 4152
 4153
 4154
                source side functional coverage = 38.889
 4155
 4156
 4157
 4158
                destin side functional coverage = 41.667
 4159
 4160
 4161
 4162
 4163 Signal Error From Source Monitor = 1
 4164 -----
                                                           Type Size Value
 4165 Name
 4166
                  -----

      4167
      source_mon
      source_xtn -
      @1826

      4168
      destin_address integral 2
      2

      4169
      pay_lenth integral 6
      44

      4170
      header_byte integral 8
      178

      4171
      payload[0] integral 8
      'd39

      4172
      payload[1] integral 8
      'd125

      4173
      payload[2] integral 8
      216

      4174
      payload[3] integral 8
      'd0

      4175
      payload[4] integral 8
      'd125

      4176
      payload[5] integral 8
      'd42

      4178
      payload[6] integral 8
      'd42

      4178
      payload[7] integral 8
      'd40

      4180
      payload[8] integral 8
      'd63

      4181
      payload[10] integral 8
      'd63

      4182
      payload[11] integral 8
      'd89

      4183
      payload[12] integral 8
      'd89

      4184
      payload[13] integral 8
      200

      4185
      payload[14] integral 8
      203

      4186
      payload[15] integral 8
      'd43

 4167 source_mon source_xtn - @1826
```

4187 4188 4189 4190 4191 4192 4193 4194	<pre>payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[22] payload[23]</pre>	integral	8 8 8 8 8 8	212 'd113 215 134 'd106 215 241 'd2
4195	payload[24] payload[25]	integral integral	8	'd113 135
4197 4198 4199	<pre>payload[26] payload[27] payload[28]</pre>	integral integral integral	8 8 8	'd115 225 'd27
4200	payload[20] payload[29] payload[30]	integral integral	8 8	190 255
4202	payload[31] payload[32]	integral integral	8	171 181
4204 4205	payload[32] payload[33] payload[34]	integral integral	8	247 208
4206 4207	payload[34] payload[35] payload[36]	integral integral	8	'd120 'd56
4208	payload[37] payload[38]	integral integral	8	147 191
4210 4211	payload[39] payload[40]	integral integral	8	225 'd14
4212	payload[41] payload[42]	integral integral	8	'd43 158
4214 4215	payload[43] parity byte	integral integral	8	221 145
4216 4217				
4218 4219	Name	Туре	Size	Value
4220 4221	<pre>destin_mon des_address</pre>	<pre>destin_xtn integral</pre>	2	@ 1830 2
4222	<pre>pay_lenth header_byte</pre>	integral integral	6 8	44 178
4223 4224 4225	header_byte payload[0] payload[1]	integral integral integral	8 8 8	178 'd39 'd125
4223 4224 4225 4226 4227	header_byte payload[0] payload[1] payload[2] payload[3]	integral integral integral integral integral	8 8 8 8	178 'd39 'd125 216 215
4223 4224 4225 4226 4227 4228 4229	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5]	integral integral integral integral integral integral integral	8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125
4223 4224 4225 4226 4227 4228 4229 4230 4231	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7]	integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173
4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9]	integral integral integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173 'd0 'd1
4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11]	integral integral integral integral integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173 'd0 'd1 'd63 'd89
4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173 'd0 'd1 'd63 'd89 149 200
4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173 'd0 'd1 'd63 'd89 149 200 203 'd43
4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173 'd0 'd1 'd63 'd89 149 200 203 'd43 212 'd113
4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[12] payload[14] payload[15] payload[16] payload[17] payload[17] payload[18] payload[19]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173 'd0 'd1 'd63 'd89 149 200 203 'd43 212 'd113 215 134
4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[13] payload[14] payload[15] payload[16] payload[17] payload[17] payload[18] payload[19] payload[19] payload[20] payload[21]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173 'd0 'd1 'd63 'd89 149 200 203 'd43 212 'd113 215 134 'd106 215
4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4240 4241 4242 4243 4244 4245 4246 4247	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[12] payload[15] payload[15] payload[15] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[21] payload[22] payload[23]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173 'd0 'd1 'd63 'd89 149 200 203 'd43 212 'd113 215 134 'd106 215 241 'd2
4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[12] payload[15] payload[15] payload[16] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[21] payload[22] payload[22] payload[24] payload[25]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173 'd0 'd1 'd63 'd89 149 200 203 'd43 212 'd113 215 134 'd106 215 241 'd2 'd113 135
4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[12] payload[15] payload[15] payload[16] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[21] payload[22] payload[22] payload[24] payload[25] payload[26] payload[27]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173 'd0 'd1 'd63 'd89 149 200 203 'd43 212 'd113 215 134 'd106 215 241 'd2 'd113 135 'd115 225
4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250	header_byte payload[0] payload[1] payload[2] payload[3] payload[4] payload[5] payload[6] payload[7] payload[8] payload[9] payload[10] payload[11] payload[12] payload[12] payload[15] payload[15] payload[16] payload[16] payload[17] payload[18] payload[19] payload[20] payload[21] payload[21] payload[22] payload[23] payload[24] payload[25] payload[26]	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	178 'd39 'd125 216 215 'd0 'd125 'd42 173 'd0 'd1 'd63 'd89 149 200 203 'd43 212 'd113 215 134 'd106 215 241 'd2 'd113 135 'd115

```
      4256
      payload[32]
      integral
      8
      181

      4257
      payload[33]
      integral
      8
      247

      4258
      payload[34]
      integral
      8
      'd120

      4259
      payload[35]
      integral
      8
      'd56

      4260
      payload[36]
      integral
      8
      'd56

      4261
      payload[37]
      integral
      8
      147

      4262
      payload[38]
      integral
      8
      225

      4263
      payload[40]
      integral
      8
      'd14

      4265
      payload[41]
      integral
      8
      'd43

      4266
      payload[42]
      integral
      8
      158

      4267
      payload[43]
      integral
      8
      221

      4268
      parity_byte
      integral
      8
      'd0

      4269
      delay
      integral
      6
      'd0

                         payload[32] integral 8
                       _____
 4270
 4271
 4272
                       4273
 4274
 4275
                                 4276
 4277
 4278
                       ========= Parity Byte Matched SuccessFull ========
 4279
  4280
  4281
  4282
  4283
  4284
                                  SUCCESSFULLY MATCHED
  4285
  4286
  4287
  4288
  4289
  4290
  4291
  4292
                    source side functional coverage = 38.889
  4293
  4294
 4295
 4296 destin side functional coverage = 41.667
 4297
 4298
 4299
 4300
 4301 Signal Error From Source Monitor = 1
                      _____
  4302
                                                                        Type Size Value
  4303 Name
  4304
                      -----

        4305
        source_mon
        source_xtn
        -
        @1848

        4306
        destin_address
        integral
        2
        2

        4307
        pay_lenth
        integral
        6
        61

        4308
        header_byte
        integral
        8
        246

        4309
        payload[0]
        integral
        8
        'd81

        4310
        payload[1]
        integral
        8
        'd82

        4311
        payload[2]
        integral
        8
        'd82

        4312
        payload[3]
        integral
        8
        'd49

        4313
        payload[4]
        integral
        8
        'd49

        4314
        payload[5]
        integral
        8
        'd49

        4315
        payload[6]
        integral
        8
        'd49

        4316
        payload[7]
        integral
        8
        'd49

        4317
        payload[8]
        integral
        8
        'd5

        4319
        payload[9]
        integral
        8
        'd105

        4320
        payload[12]
        integral
        8
        'd105

  4305 source_mon source_xtn - @1848
```

4325	payload[16]	integral	8	156
4326	payload[17]	integral	8	179
4327				
	payload[18]	integral	8	'd69
4328	payload[19]	integral	8	'd64
4329	payload[20]	integral	8	'd109
4330	payload[21]	integral	8	130
4331	payload[22]	integral	8	'd13
4332	payload[23]	integral	8	'd14
4333	payload[24]	integral	8	172
4334	payload[25]	integral	8	153
4335	payload[26]	integral	8	'd65
4336	payload[27]	integral	8	207
4337	payload[28]	integral	8	'd57
4338	payload[29]	integral	8	'd71
4339	payload[30]	integral	8	251
4340	payload[31]	integral	8	'd59
		_		
4341	payload[32]	integral	8	'd21
4342	payload[33]	integral	8	'd88
4343	payload[34]	integral	8	255
4344	payload[35]	integral	8	'd55
		_		
4345	payload[36]	integral	8	'd53
4346	payload[37]	integral	8	135
4347	payload[38]	integral	8	203
4348	payload[39]	integral	8	189
4349	payload[40]	_	8	170
		integral		
4350	payload[41]	integral	8	226
4351	payload[42]	integral	8	243
4352	payload[43]	integral	8	'd111
4353	payload[44]	integral	8	180
4354	payload[45]	integral	8	168
4355	payload[46]	integral	8	'd2
4356	payload[47]	integral	8	141
4357	payload[48]	integral	8	'd92
4358			8	'd90
	payload[49]	integral		
4359	payload[50]	integral	8	'd57
		_		
4360	payload[51]	integral	8	'd4
4360	payload[51]	integral	8 8	
4360 4361	payload[<mark>51]</mark> payload[<mark>52]</mark>	integral integral	8	'd18
4360 4361 4362	<pre>payload[51] payload[52] payload[53]</pre>	integral integral integral	8 8	'd18 'd76
4360 4361 4362 4363	<pre>payload[51] payload[52] payload[53] payload[54]</pre>	integral integral integral integral	8 8 8	'd18 'd76 176
4360 4361 4362 4363 4364	<pre>payload[51] payload[52] payload[53]</pre>	integral integral integral	8 8	'd18 'd76 176 'd108
4360 4361 4362 4363	<pre>payload[51] payload[52] payload[53] payload[54] payload[55]</pre>	integral integral integral integral integral	8 8 8	'd18 'd76 176 'd108
4360 4361 4362 4363 4364 4365	<pre>payload[51] payload[52] payload[53] payload[54] payload[55] payload[56]</pre>	integral integral integral integral integral integral	8 8 8 8	'd18 'd76 176 'd108 215
4360 4361 4362 4363 4364 4365 4366	<pre>payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57]</pre>	integral integral integral integral integral integral integral integral	8 8 8 8 8	'd18 'd76 176 'd108 215 'd86
4360 4361 4362 4363 4364 4365 4366 4367	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58]	integral integral integral integral integral integral integral integral	8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235
4360 4361 4362 4363 4364 4365 4366 4367 4368	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59]	integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98
4360 4361 4362 4363 4364 4365 4366 4367	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58]	integral integral integral integral integral integral integral integral	8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175
4360 4361 4362 4363 4364 4365 4366 4367 4368	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60]	integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59]	integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60]	integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372	payload[51] payload[52] payload[53] payload[54] payload[55] payload[57] payload[58] payload[59] payload[60] parity_byte	integral integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60]	integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374	payload[51] payload[52] payload[53] payload[54] payload[55] payload[57] payload[58] payload[59] payload[60] parity_byte	integral integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373	payload[51] payload[52] payload[53] payload[54] payload[55] payload[57] payload[58] payload[59] payload[60] parity_byte	integral integral integral integral integral integral integral integral integral integral integral	8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375	payload[51] payload[52] payload[53] payload[54] payload[55] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852
4360 4361 4362 4363 4364 4365 4366 4367 4368 4370 4371 4372 4373 4374 4375 4376	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte Name destin_mon des_address	integral	8 8 8 8 8 8 8 8 8 7	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2
4360 4361 4362 4363 4364 4365 4366 4367 4368 4370 4371 4372 4373 4374 4375 4376 4377	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte Name destin_mon des_address pay_lenth	integral	8 8 8 8 8 8 8 8 8 Size	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61
4360 4361 4362 4363 4364 4365 4366 4367 4368 4370 4371 4372 4373 4374 4375 4376 4377	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte Name destin_mon des_address pay_lenth header_byte	integral	8 8 8 8 8 8 8 8 8 Size - 2 6 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246
4360 4361 4362 4363 4364 4365 4366 4367 4368 4370 4371 4372 4373 4374 4375 4376 4377	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte Name destin_mon des_address pay_lenth	integral	8 8 8 8 8 8 8 8 8 Size	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61
4360 4361 4362 4363 4364 4365 4366 4367 4368 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte Name destin_mon des_address pay_lenth header_byte payload[0]	integral	8 8 8 8 8 8 8 8 Size 	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte Name destin_mon des_address pay_lenth header_byte payload[0] payload[1]	integral	8 8 8 8 8 8 8 8 7 Size - 2 6 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 Size 	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 Size - 2 6 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383	payload[51] payload[52] payload[53] payload[54] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 Size - 2 6 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 Size - 2 6 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 Size - 2 6 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203 'd49
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 Size - 2 6 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203 'd49 201
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 8 5ize - 2 6 8 8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203 'd49 201 244
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4377 4378 4379 4381 4382 4383 4384 4385 4386 4387	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 8 5ize - 2 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203 'd49 201 244 'd13
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 8 8 7 7 2 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203 'd49 201 244 'd13 'd5
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4377 4378 4379 4381 4382 4383 4384 4385 4386 4387	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 8 5ize - 2 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203 'd49 201 244 'd13
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4377 4378 4379 4380 4381 4382 4383 4384 4385 4388 4388 4389	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203 'd49 201 244 'd13 'd5 'd112
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4377 4378 4379 4380 4381 4382 4383 4384 4385 4388 4389 4390	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203 'd49 201 244 'd13 'd5 'd112 'd105
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203 'd49 201 244 'd13 'd5 'd112 'd105 'd32
4360 4361 4362 4363 4364 4365 4366 4367 4368 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4388 4389 4390 4391 4392	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203 'd49 201 244 'd13 'd5 'd112 'd105 'd32 216
4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391	payload[51] payload[52] payload[53] payload[54] payload[55] payload[56] payload[57] payload[58] payload[59] payload[60] parity_byte	integral	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	'd18 'd76 176 'd108 215 'd86 235 'd98 175 'd23 Value @1852 2 61 246 'd81 'd100 'd82 169 203 'd49 201 244 'd13 'd5 'd112 'd105 'd32

```
4395
             payload[16] integral 8
                                                                156
           payload[16] integral 8
payload[17] integral 8
payload[18] integral 8
payload[19] integral 8
payload[20] integral 8
payload[21] integral 8
payload[22] integral 8
payload[22] integral 8
4396
                                                                179
                                                                'd69
4397
                                                                'd64
4398
4399
                                                                'd109
4400
4401
                                                                'd13
           payload[23] integral 8
                                                                'd14
4402
                                                             172
           payload[24] integral 8
4403
           payload[24] integral 8
payload[25] integral 8
payload[26] integral 8
payload[27] integral 8
payload[28] integral 8
payload[29] integral 8
payload[30] integral 8
payload[31] integral 8
payload[32] integral 8
payload[33] integral 8
payload[33] integral 8
payload[34] integral 8
4404
                                                              153
4405
                                                                'd65
4406
                                                                207
                                                                'd57
4407
                                                              'd71
4408
4409
                                                                251
4410
                                                                'd59
4411
                                                                'd21
4412
                                                                'd88
4413
            payload[34] integral 8
                                                              255
4414
            payload[35] integral 8
                                                                'd55
4415
            payload[36] integral 8
                                                              'd53
            payload[37] integral 8
4416
                                                              135
           payload[37] integral 8
payload[38] integral 8
payload[39] integral 8
payload[40] integral 8
payload[41] integral 8
payload[42] integral 8
payload[43] integral 8
payload[44] integral 8
payload[45] integral 8
payload[45] integral 8
                                                             203
4417
                                                              189
4418
                                                               170
4419
                                                                226
4420
4421
                                                                243
4422
                                                                'd111
                                                           180
168
'd2
4423
4424
           payload[46] integral 8
4425
           payload[46] integral 8
payload[47] integral 8
payload[48] integral 8
payload[49] integral 8
payload[50] integral 8
payload[51] integral 8
payload[52] integral 8
payload[53] integral 8
payload[54] integral 8
payload[55] integral 8
payload[55] integral 8
payload[55] integral 8
payload[55] integral 8
payload[56] integral 8
                                                              141
4426
                                                                'd92
4427
                                                              'd90
4428
                                                                'd57
4429
                                                              'd4
4430
4431
                                                                'd18
                                                            'd76
4432
4433
                                                                176
4434
                                                                'd108
                                                            215
'd86
           payload[56] integral 8
4435
            payload[57] integral 8
4436
            payload[58] integral 8
4437
                                                             235
           payload[59] integral 8
payload[60] integral 8
parity_byte integral 8
delay integral 6
4438
                                                              'd98
                                                              175
4439
4440
                                                                'd23
                                                               'd0
4441
4442
           _____
4443
4444
                              ======= Header Byte Matched SuccessFull ======
4445
4446
4447
                4448
4449
4450
                            ======== Parity Byte Matched SuccessFull =========
4451
4452
4453
4454
4455
4456
                 SUCCESSFULLY MATCHED
4457
4458
4459
4460
4461
```

'd68

payload[15] integral 8

```
4465 source side functional coverage = 38.889
```

destin side functional coverage = 41.667

4472	Signal Error From	Source Moni	tor =	1
4474				
4475	Name	Type	Size	Value
4476				
4477	source mon	source xtn	_	@ 1870
4478	destin address	integral	2	2
4479	pay lenth	integral	6	53
4480	header byte	integral	8	214
4481	payload[0]	integral	8	'd87
4482	payload[1]	integral	8	247
4483	payload[2]	integral	8	228
4484	payload[3]	integral	8	210
4485	payload[4]	integral	8	248
4486	payload[5]	integral	8	168
4487	payload[6]	integral	8	'd18
4488	payload[7]	integral	8	'd71
4489	payload[8]	integral	8	'd83
4490	payload[9]	integral	8	'd104
4491	payload[10]	integral	8	184
4492	payload[11]	integral	8	243
4493	payload[12]	integral	8	'd25
4494	payload[13]	integral	8	247
4495	payload[14]	integral	8	'd24
4496	payload[15]	integral	8	'd19
4497	payload[16]	integral	8	'd57
4498	payload[17]	integral	8	'd52
4499	payload[18]	integral	8	136
4500	payload[19]	integral	8	182
4501	payload[20]	integral	8	'd42
4502	payload[21]	integral	8	191
4503	payload[22]	integral	8	150
4504	payload[23]	integral	8	'd94
4505	payload[24]	integral	8	186
4506	payload[25]	integral	8	'd126
4507	payload[26]	integral	8	'd78
4508	payload[27]	integral	8	'd126
4509	payload[28]	integral	8	252
4510	payload[29]	integral	8 8	'd28 'd8
4511 4512	payload[<mark>30]</mark> payload[<mark>31]</mark>	integral	8	'd113
		integral		
4513	payload[32]	integral	8	242
4514 4515	<pre>payload[33] payload[34]</pre>	integral integral	8 8	'd74 251
4516	payload[34] payload[35]	integral	8	'd39
4517	payload[35] payload[36]	integral	8	'd92
4517	payload[36] payload[37]	integral	8	201
4519	payload[37]	integral	8	151
4520	payload[30]	integral	8	195
4521	payload[40]	integral	8	192
4522	payload[41]	integral	8	132
4523	payload[42]	integral	8	198
4524	payload[42] payload[43]	integral	8	'd52
4525	payload[44]	integral	8	252
4526	payload[44] payload[45]	integral	8	'd116
4527	payload[46]	integral	8	233
4528	payload[47]	integral	8	'd46
4529	payload[48]	integral	8	'd109
4530	payload[49]	integral	8	'd57
4531	payload[50]	integral	8	'd46
	L 7		-	

	1	_	4.0
payload[52]	integral	8	18
parity_byte	integral	8	'd:
Name	Type	Size	Value
destin_mon	destin_xtn	-	@1874
des address	integral	2	2
pay lenth	integral	6	53
header byte	integral	8	214
payload[0]	integral	8	'd87
payload[1]	integral	8	247
payload[2]	integral	8	228
payload[3]	integral	8	210
payload[4]	integral	8	248
payload[5]	integral	8	168
payload[6]	integral	8	'd18
payload[7]	integral	8	'd71
payload[8]	integral	8	'd83
payload[0] payload[9]	integral	8	'd104
payload[9] payload[10]	integral	8	184
		8	
payload[11]	integral	8	243
payload[12]	integral		'd25
payload[13]	integral	8	247
payload[14]	integral	8	'd24
payload[15]	integral	8	'd19
payload[16]	integral	8	'd57
payload[17]	integral	8	'd52
payload[18]	integral	8	136
payload[19]	integral	8	182
payload[20]	integral	8	'd42
payload[21]	integral	8	191
payload[22]	integral	8	150
payload[23]	integral	8	'd94
payload[24]	integral	8	186
payload[25]	integral	8	'd126
payload[26]	integral	8	'd78
payload[27]	integral	8	'd126
payload[28]	integral	8	252
payload[29]	integral	8	'd28
payload[30]	integral	8	'd8
payload[31]	integral	8	'd113
payload[32]	integral	8	242
payload[33]	integral	8	'd74
payload[34]	integral	8	251
payload[35]	integral	8	'd39
payload[36]	integral	8	'd92
payload[37]	integral	8	201
payload[38]	integral	8	151
payload[39]	integral	8	195
payload[40]	integral	8	192
payload[41]	integral	8	132
payload[42]	integral	8	198
payload[42] payload[43]	integral	8	'd52
payload[43] payload[44]	integral	8	252
		8	'd116
payload[45]	integral	8	233
payload[46]	integral		
payload[47]	integral	8	'd46
payload[48]	integral	8	'd109
payload[49]	integral	8	'd57
payload[50]	integral	8	'd46
payload[51]	integral	8	'd86
payload[52]	integral	8	189
parity_byte	integral	8	'd30
	1 4 1	6	'd0
delay —	integral	O	ao

4532 payload[51] integral 8 'd86

```
4601
4602
4603
      4604
4605
4606
      4607
4608
4609
4610
4611
4612
          SUCCESSFULLY MATCHED
4613
4614
4615
4616
4617
4618
4619
4620
4621
     source side functional coverage = 38.889
4622
4623
4624
     destin side functional coverage = 41.667
4625
4626
4627
4628
4629
     UVM INFO /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm objection.svh(1274
      ) @ 8110000: reporter [TEST DONE] 'run' phase is ready to proceed to the 'extract' phase
4630
4631
      --- UVM Report Summary ---
4632
     ** Report counts by severity
4633
     UVM INFO: 3
4634
     UVM WARNING: 0
4635
     UVM_ERROR : 0
UVM FATAL : 0
4636
4637
4638
      ** Report counts by id
4639
      [RNTST]
              1
4640
     [TEST DONE]
4641 [UVMTOP]
4642
      $finish called from file
      "/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_root.svh", line 437.
4643
      $finish at simulation time
                                      8110000
               VCS Simulation Report
4644
4645
      Time: 8110000 ps
4646
```