

# Arjun Ramesh

✉ [arjunr2@andrew.cmu.edu](mailto:arjunr2@andrew.cmu.edu)

☎ (512)-743-1885

🌐 [arjunramesh.me](https://arjunramesh.me)

🔗 [arjunr2](#)






## RESEARCH STATEMENT

I specialize in **virtual machines** and **compilers** with an embedded systems flavor. Driven by a bottom-up approach, my research rethinks the software architecture for resource-constrained edge systems around bytecode virtualization to bring modern programmability and deep-stack observability at minimal performance costs.

## EDUCATION

<b>Carnegie Mellon University</b>	<i>PhD+MS, Electrical &amp; Computer Engineering</i>	<i>Jun 2026 (Exp.)</i>
<b>The University of Texas at Austin</b>	<i>BS, Electrical &amp; Computer Engineering</i>	<i>GPA: 4.00   Aug 2021</i>

## PUBLICATIONS

<b>Empowering WebAssembly with Thin Kernel Interfaces</b> — 1 <sup>st</sup> Author	 <a href="#">EuroSys '25</a>
<b>Unveiling Heisenbugs with Diversified Execution</b> — 1 <sup>st</sup> Author	 <a href="#">Talk</a>    <a href="#">OOPSLA '25</a>
<b>Silverline: Virtualization and Orchestration of Distributed Systems</b> — 1 <sup>st</sup> Author	 <a href="#">RTAS '25</a>
<b>Edge Runtime Prediction using Conformal Matrix Completion</b> — 2 <sup>nd</sup> Author	 <a href="#">MLSys '25</a>

## SELECTED WORK EXPERIENCE

<b>Programmability Intern</b> — <i>F5 Inc., Office of the CTO (San Jose, CA)</i>	<i>Jun-Aug 2025</i>
Built efficient record/replay feature in Wasmtime compiler to enable time-travel debugging	
<b>IoT Cloud and Edge Integration Intern</b> — <i>Bosch Research (Pittsburgh, PA)</i>	<i>Jun-Aug 2022</i>
Designed an edge-orchestration framework (Silverline) for real-time industrial automation	
<b>GPU Design Verification Intern</b> — <i>Apple Inc. (Austin, TX)</i>	<i>Jun-Aug 2020</i>
Memory hierarchy testing improvements (speed/coverage); UVM testbenches for M2 Graphics	
<b>CPU Design Verification Intern</b> — <i>Centaur Technology Inc. (Austin, TX)</i>	<i>May-Aug 2019</i>
Memory testing tools for x86/AVX-512 chip and live analysis of CPU exception events	





## SELECTED INVITED TALKS

<b>Time-Travel Debugging for WebAssembly</b>	Wasm Research Day	<i>Oct '25</i>
<b>Unveiling CPS Heisenbugs at Scale</b>	Bosch RDS Tech Colloquium	<i>Oct '24</i>

## SELECTED HONORS

<b>Charles W. and Margaret A. Tolbert Scholarship</b>	High Merit in Engineering	<i>Fall '20</i>
<b>Ray Fisher Memorial Scholarship</b>	High Merit University-Wide	<i>Fall '19</i>

## SELECTED TECHNICAL PROJECTS

<b>RISC-V CPU Design and ISA Extension</b>	<i>Apr 2021</i>
Out-of-order RISC-V CPU with custom extensions to accelerate hashsets and graph search	 <a href="#">Talk</a>    <a href="#">GH</a>
<b>The JASP Embedded Cellular Phone</b>	<i>Dec 2019</i>
Cellphone designed from scratch with call+text; Won popular vote in class project showcase	 <a href="#">GH</a>
<b>RTOS Design on Bare-Metal Microcontroller</b>	<i>Apr 2020</i>
Fully featured with process loading, priority scheduling, FAT filesystem, and wireless RPCs	 <a href="#">Talk</a>