# Department of Electrical & Electronics Engineering Digital System Design Lab

#### MINI PROJECT SYNOPSIS

#### FPGA BASED ALARM CLOCK

#### Submitted by

Name	Roll Number	Reg No	Batch
Soham Vashishtha	59	230906528	C2
Manan Deep Singh	44	230906378	C2
Vedant Ghongade	55	230906470	C2
Arjun R Pai	53	230906458	C2

	CONTENTS	Page
		No.
1.	Abstract	2-3
2.	Flow chart	3-4
3.	Block diagram	4-5
4.	Application of Alarm Clock	5-6
5	Verilog Code for Alarm Clock	6-11
6.	Expected outcome	11-12

#### **ABSTRACT**

This project implements a Alarm clock with alarm functionality using Verilog HDL. It describes a basic alarm clock. In addition to providing a 24-hour format real-time clock output, the alarm clock has an alarm feature. It can be used to initialize the clock time to a particular time for setting the alarm for ringing. The alarm can enabled or disabled and can be stopped according to our need. The alarm is triggered when the alarm time initialized equals the current time.

Switches can also be used by users to adjust the clock time. In this project, we have implemented a clock that has 7 output signals, including the hour, minute, and seconds signals. When reset signal=1 or by setting the signal LD\_time=1, we can provide the system with a starting time value. By setting LD\_alarm=1, you can adjust the alarm time even further.

The input AL\_ON is used to enable or disable the alarm. Only when AL\_ON is 1 the alarm will produce sound. The alarm can be silenced using the STOP\_al signal. 10Hz is the input clock that is provided. Using this input clock, we created a clk with a time period of one second, which we then used to increment seconds, minutes, and hours.

This project provides a comprehensive approach to designing a digital alarm clock using Verilog HDL, combining theoretical knowledge with practical coding and simulation. By the end of the project, a fully functional digital alarm clock will be demonstrated, showcasing a solid understanding of digital design principles and Verilog programming.

# **FLOWCHART**




Fig 1: Flowchart of Operation performed in Alarm Clock

# **BLOCK DIAGRAM**




Fig 2: Block Diagram of Alarm Clock

#### APPLICATION OF ALARM CLOCK

- Going to work or school: This is the most common use for alarm clocks. People set alarms to wake up on time to do everyday household chores.
- Scheduling appointments or meetings: You can use alarms to remind people of important appointments or meetings.
- **Time management:** For people who struggle with time management, alarm clocks can help them stay organized and on schedule.
- **Mindfulness or meditation practice:** Some people use alarm clocks to set timers for meditation or mindfulness practice.
- Cooking or baking: For recipes that require precise timing, alarms can be useful to ensure that ingredients are cooked or baked at the right time.
- **Emergency preparedness:** When an emergency occurs, alarms can be used to alert people to potential danger or to signal the start of a workout routine.
- Create a consistent sleep schedule: Using an alarm to wake people up at the same time every day can help people establish a regular sleep pattern.
- **Modern applications:** Smartphones and wearables: Many smartphones and smartwatches have built-in alarms, and often come with additional features like snooze buttons, custom sounds, and vibration alerts.
- **Internet-connected devices:** Some alarm clocks connect to the Internet, allowing for remote control, integration with other smart home devices, and access to online content.

# **Verilog Code for Alarm Clock**

```
module Aclock(
input reset,
input clk,
input [1:0] H in1,
input [3:0] H in0,
input [3:0] M in1,
input [3:0] M in0,
input LD time,
input LD alarm,
input STOP al,
input AL ON,
output reg Alarm,
output [1:0] H out1,
output [3:0] H out0,
output [3:0] M out1,
output [3:0] M out0,
output [3:0] S out1,
output [3:0] S out0);
reg clk 1s;
reg [3:0] tmp 1s;
reg [5:0] tmp hour, tmp minute, tmp second;
reg [1:0] c hour1,a hour1;
reg [3:0] c hour0,a hour0;
reg [3:0] c min1,a min1;
reg [3:0] c min0,a min0;
reg [3:0] c sec1,a sec1;
reg [3:0] c sec0,a sec0;
function [3:0] mod 10;
input [5:0] number;
begin
10 = (number \ge 50)? 5: ((number \ge 40)? 4: ((number \ge 30)? 3: ((number \ge 20)? 2
:((number >= 10)? 1 :0)));
end
endfunction
always @(posedge clk 1s or posedge reset)
begin
if(reset) begin
a hour1 \leq 2'b00;
a hour0 <= 4'b0000;
a min1 \le 4'b0000;
```

```
a min0 \le 4'b0000;
a \sec 1 \le 4'b0000;
a \sec 0 \le 4'b0000;
tmp hour \le H in1*10 + H in0;
tmp minute \leq M \text{ in } 1*10 + M \text{ in } 0;
tmp second \leq 0;
end
else begin
if(LD alarm) begin
a hour1 \leq H in1;
a hour0 \le H in0;
a min1 \le M in1;
a min0 \le M in0;
a \sec 1 \le 4'b0000;
a \sec 0 \le 4'b0000;
end
if(LD time) begin
tmp hour \le H in1*10 + H in0;
tmp minute \leq M \text{ in } 1*10 + M \text{ in } 0;
tmp second \leq 0;
end
else begin
tmp second \le tmp second + 1;
if(tmp second >=59) begin
tmp minute <= tmp minute + 1;
tmp_second \le 0;
if(tmp minute >=59) begin
tmp minute \leq 0;
tmp hour \le tmp hour + 1;
if(tmp hour \geq 24) begin
tmp hour \leq 0;
end
end
end
end
end
end
always @(posedge clk or posedge reset)
begin
if(reset)
begin
tmp 1s \le 0;
clk 1s \le 0;
end
```

```
else begin
tmp 1s \le tmp 1s + 1;
if(tmp 1s \le 5)
clk 1s \le 0;
else if (tmp 1s \ge 10) begin
clk 1s \le 1;
tmp 1s \le 1;
end
else
clk 1s \le 1;
end
end
always @(*) begin
if(tmp hour>=20) begin
c hour 1 = 2;
end
else begin
if(tmp hour \geq 10)
c hour 1 = 1;
else
c hour1 = 0;
end
c hour 0 = \text{tmp hour - c hour } 1*10;
c min1 = mod 10(tmp_minute);
c min0 = tmp minute - c min1*10;
c \sec 1 = mod \ 10(tmp \ second);
c \sec 0 = tmp \sec 0 - c \sec 1*10;
end
always @(posedge clk 1s or posedge reset)
begin
if(reset)
Alarm <=0;
else begin
if({a hour1,a hour0,a min1,a min0}=={c hour1,c hour0,c min1,c min0})
begin
if(AL ON) Alarm <= 1;
if(STOP al) Alarm <=0;
end
end
```

```
assign H out 1 = c hour 1;
assign H out0 = c hour0;
assign M out 1 = c \min 1;
assign M out0 = c \min 0;
assign S out 1 = c \sec 1;
assign S out0 = c \sec 0;
endmodule
//Testbench for Alarm Clock**
module Testbench;
reg reset;
reg clk;
reg [1:0] H in1;
reg [3:0] H in0;
reg [3:0] M_in1;
reg [3:0] M in0;
reg LD time;
reg LD alarm;
reg STOP al;
reg AL ON;
// Outputs
wire Alarm;
wire [1:0] H out1;
wire [3:0] H out0;
wire [3:0] M out1;
wire [3:0] M out0;
wire [3:0] S out1;
wire [3:0] S out0;
Aclock uut (
.reset(reset),
.clk(clk),
.H_{in1}(H_{in1}),
.H in0(H in0),
.M in1(M in1),
.M in0(M in0),
.LD time(LD time),
.LD alarm(LD alarm),
.STOP al(STOP al),
.AL ON(AL ON),
```

```
.Alarm(Alarm),
.H out1(H out1),
.H \text{ out0}(H \text{ out0}),
.M \text{ out1}(M \text{ out1}),
.M \text{ out0}(M \text{ out0}),
.S out1(S out1),
.S out0(S out0)
);
initial begin
 clk = 0;
 forever #50000000 clk = \simclk;
end
initial begin
// Initialize Inputs
reset = 1;
H in1 = 1;
H in 0 = 0;
M in 1 = 1;
M in 0 = 9;
LD time = 0;
LD alarm = 0;
STOP_al = 0;
AL ON = 0;
#100000000;
reset = 0;
H in1 = 1;
H in0 = 0;
M in 1 = 2;
M in 0 = 0;
LD time = 0;
LD alarm = 1;
STOP al = 0;
AL ON = 1;
#100000000;
reset = 0;
H in1 = 1;
H in0 = 0;
M in 1 = 2;
M in 0 = 0;
LD time = 0;
LD alarm = 0;
STOP_al = 0;
```

```
AL_ON = 1;


wait(Alarm);
#1000000000;
#1000000000;
#1000000000;
#1000000000;
STOP_al = 1;

end
endmodule
```

#### **EXPECTED OUTCOME**



If alarm is ON (and Alarm will go high if the alarm time equals the real time). If low the the alarm function is OFF.



It will go high if the alarm time equals the current time, and AL\_ON is high. This will remain high, until STOP al goes high, which will bring Alarm back low.

At the end, this alarm clock will constantly display accurate time in both 12-hour and 24-hour forms, Effective Alarm System: Users can set, control, and customise alarms.