SOURCE CODE

```
Host.cpp
/**
* Copyright (C) 2019-2021 Xilinx, Inc
* Licensed under the Apache License, Version 2.0 (the "License"). You may
* not use this file except in compliance with the License. A copy of the
* License is located at
   http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
* License for the specific language governing permissions and limitations
* under the License.
*/
#include "cmdlineparser.h"
#include <iostream>
#include <cstring>
// XRT includes
#include "experimental/xrt_bo.h"
#include "experimental/xrt_device.h"
#include "experimental/xrt_kernel.h"
#define DATA_SIZE 4096
```

```
int main(int argc, char** argv) {
  // Command Line Parser
  sda::utils::CmdLineParser parser;
  // Switches
  //*******//"<Full Arg>", "<Short Arg>", "<Description>", "<Default>"
  parser.addSwitch("--xclbin_file", "-x", "input binary file string", "");
  parser.addSwitch("--device_id", "-d", "device index", "0");
  parser.parse(argc, argv);
  // Read settings
  std::string binaryFile = parser.value("xclbin_file");
  int device_index = stoi(parser.value("device_id"));
  if (argc < 3) {
     parser.printHelp();
    return EXIT FAILURE;
  }
  std::cout << "Open the device" << device_index << std::endl;
  auto device = xrt::device(device_index);
  std::cout << "Load the xclbin " << binaryFile << std::endl;
  auto uuid = device.load_xclbin(binaryFile);
  size_t vector_size_bytes = sizeof(int) * DATA_SIZE;
  auto krnl = xrt::kernel(device, uuid, "vadd");
  std::cout << "Allocate Buffer in Global Memory\n";
  auto bo0 = xrt::bo(device, vector_size_bytes, krnl.group_id(0));
```

```
auto bo1 = xrt::bo(device, vector_size_bytes, krnl.group_id(1));
  auto bo2 = xrt::bo(device, vector_size_bytes, krnl.group_id(2));
  auto bo_out = xrt::bo(device, vector_size_bytes, krnl.group_id(3)); //changed kernel group id
because assigned 2 to bo2 (3rd inpit)
  // Map the contents of the buffer object into host memory
  auto bo0_map = bo0.map<int*>();
  auto bo1_map = bo1.map<int*>();
  auto bo2_map = bo2.map<int*>();
  auto bo_out_map = bo_out.map<int*>();
  std::fill(bo0_map, bo0_map + DATA_SIZE, 0);
  std::fill(bo1_map, bo1_map + DATA_SIZE, 0);
  std::fill(bo2_map, bo2_map + DATA_SIZE, 0);
  std::fill(bo_out_map, bo_out_map + DATA_SIZE, 0);
  // Create the test data
  int bufReference[DATA SIZE];
  for (int i = 0; i < DATA\_SIZE; ++i) {
    bo0_map[i] = i;
    bo1_map[i] = i;
     bo2_map[i] = i;
    bufReference[i] = bo0_map[i] + bo1_map[i] + bo2_map[i];
  }
  // Synchronize buffer content with device side
  std::cout << "synchronize input buffer data to device global memory\n";
  bo0.sync(XCL_BO_SYNC_BO_TO_DEVICE);
  bo1.sync(XCL_BO_SYNC_BO_TO_DEVICE);
  bo2.sync(XCL_BO_SYNC_BO_TO_DEVICE);
```

```
std::cout << "Execution of the kernel\n";
  auto run = krnl(bo0, bo1,bo2, bo_out, DATA_SIZE);
  run.wait();
  // Get the output;
  std::cout << "Get the output data from the device" << std::endl;
  bo_out.sync(XCL_BO_SYNC_BO_FROM_DEVICE);
  // Validate our results
  if (std::memcmp(bo_out_map, bufReference, DATA_SIZE))
    throw std::runtime_error("Value read back does not match reference");
  std::cout << "TEST PASSED\n";
  return 0;
Vadd.cpp
/**
* Copyright (C) 2019-2021 Xilinx, Inc
* Licensed under the Apache License, Version 2.0 (the "License"). You may
* not use this file except in compliance with the License. A copy of the
* License is located at
   http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
* License for the specific language governing permissions and limitations
```

}


* under the License.

*/

Description:

This example uses the load/compute/store coding style, which is generally the most efficient for implementing kernels using HLS. The load and store functions are responsible for moving data in and out of the kernel as efficiently as possible. The core functionality is decomposed across one of more compute functions. Whenever possible, the compute function should pass data through HLS streams and should contain a single set of nested loops. HLS stream objects are used to pass data between producer and consumer functions. Stream read and write operations have a blocking behavior which allows consumers and producers to synchronize with each other automatically. The dataflow pragma instructs the compiler to enable task-level pipelining. This is required for to load/compute/store functions to execute in a parallel and pipelined manner.

The kernel operates on vectors of NUM_WORDS integers modeled using the hls::vector data type. This datatype provides intuitive support for parallelism and fits well the vector-add computation. The vector length is set to NUM_WORDS since NUM_WORDS integers amount to a total of 64 bytes, which is the maximum size of a kernel port. It is a good practice to match the compute bandwidth to the I/O bandwidth. Here the kernel loads, computes and stores NUM_WORDS integer values per clock cycle and is implemented as below:



```
| |<---| |
         in2_stream | | _____ |
              |_|--->| |<-----
                  | compute_add | ___
                  |____|---->| |
                      _____ | out_stream
                  | |<---|__|
                  | store_result |
                  ______|----> Output result to Global Memory
#include <stdint.h>
#include <hls stream.h>
#define DATA SIZE 4096
// TRIPCOUNT identifier
const int c_size = DATA_SIZE;
static void read_input(unsigned int* in, hls::stream<unsigned int>& inStream, int size) {
// Auto-pipeline is going to apply pipeline to this loop
mem_rd:
  for (int i = 0; i < size; i++) {
#pragma HLS LOOP_TRIPCOUNT min = c_size max = c_size
   inStream << in[i];
 }
}
```

__ | load_input | |

```
static void compute_add(hls::stream<unsigned int>& inStream1,
               hls::stream<unsigned int>& inStream2,
                hls::stream<unsigned int>& inStream3,
               hls::stream<unsigned int>& outStream,
               int size) {
// Auto-pipeline is going to apply pipeline to this loop
execute:
  for (int i = 0; i < size; i++) {
#pragma HLS LOOP_TRIPCOUNT min = c_size max = c_size
     outStream << (inStream1.read() + inStream2.read()+ inStream3.read());
  }
}
static void write_result(unsigned int* out, hls::stream<unsigned int>& outStream, int size) {
// Auto-pipeline is going to apply pipeline to this loop
mem_wr:
  for (int i = 0; i < size; i++) {
#pragma HLS LOOP_TRIPCOUNT min = c_size max = c_size
     out[i] = outStream.read();
  }
}
extern "C" {
  Vector Addition Kernel Implementation using dataflow
  Arguments:
     in1 (input) --> Input Vector 1
     in2 (input) --> Input Vector 2
     in3 (input) --> Input Vector 3
     out (output) --> Output Vector
```

```
size (input) --> Size of Vector in Integer
 */
void vadd(unsigned int* in1, unsigned int* in2, unsigned int* in3, unsigned int* out, int size) {
  static hls::stream<unsigned int> inStream1("input_stream_1");
  static hls::stream<unsigned int> inStream2("input_stream_2");
  static hls::stream<unsigned int> inStream3("input_stream_3");
  static hls::stream<unsigned int> outStream("output_stream");
#pragma HLS INTERFACE m_axi port = in1 bundle = gmem0
#pragma HLS INTERFACE m_axi port = in2 bundle = gmem1
#pragma HLS INTERFACE m_axi port = in3 bundle = gmem2
#pragma HLS INTERFACE m_axi port = out bundle = gmem0
#pragma HLS dataflow
  // dataflow pragma instruct compiler to run following three APIs in parallel
  read_input(in1, inStream1, size);
  read_input(in2, inStream2, size);
  read_input(in3, inStream3, size);
  compute_add(inStream1, inStream2,inStream3, outStream, size);
  write_result(out, outStream, size);
}
}
CONSOLE LOG
adutta@aptd:~/Vitis_Accel_Examples/hello_world$ make clean
rm -rf ./hello_world_xrt /{*hw_emu*}
```

rm -rf profile_* TempConfig system_estimate.xtxt *.rpt *.csv

rm -rf src/*.ll *v++* .Xil emconfig.json dltmp* xmltmp* *.log *.jou *.wcfg *.wdb

adutta@aptd:~/Vitis_Accel_Examples/hello_world\$ make all TARGET=hw_emu

PLATFORM=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x1

6_xdma_1_202211_1.xpfm

/bin/sh: 12: [[: Permission denied

/bin/sh: 12: [[: Permission denied

/bin/sh: 15: [[: Permission denied

/bin/sh: 18: [[: Permission denied

g++ -o hello_world_xrt

/tools/Xilinx/home/adutta/Vitis Accel Examples/common/includes/cmdparser/cmdlineparser.cpp

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/common/includes/logger/logger.cpp

src/host.cpp -O2 -pipe -g -feliminate-unused-debug-types -l/opt/xilinx/xrt/include -

I/tools/Xilinx/Vivado/2022.2/include -Wall -O0 -g -std=c++1y -

I/tools/Xilinx/home/adutta/Vitis_Accel_Examples/common/includes/cmdparser -

I/tools/Xilinx/home/adutta/Vitis_Accel_Examples/common/includes/logger -fmessage-length=0 -

WI,-O1 -WI,--hash-style=gnu -WI,--as-needed -WI,-z,relro,-z,now -L/opt/xilinx/xrt/lib -pthread -

IOpenCL -lrt -lstdc++ -luuid -lxrt_coreutil

mkdir -p ./ x.hw emu.xilinx u280 gen3x16 xdma 1 202211 1

v++ -c -g --save-temps -t hw_emu --platform

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_20

2211_1.xpfm -k vadd --temp_dir ./_x.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1 -l'src' -

o'_x.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xo' 'src/vadd.cpp'

Option Map File Used: '/tools/Xilinx/Vitis/2022.2/data/vitis/vpp/optMap.xml'

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:

^{*****} v++ v2022.2 (64-bit)

^{****} SW Build 3671529 on 2022-10-13-17:52:11

^{**} Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Reports:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/reports/vadd

Log files:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/logs/vadd

Running Dispatch Server on port: 39375

INFO: [v++ 60-1548] Creating build summary session with primary output

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/vadd.xo.compile_summary, at Wed Apr 23 18:29:28 2025

INFO: [v++ 60-1315] Creating rulecheck session with output

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/reports/vadd/v++_compile_vadd_guidance.html', at Wed Apr 23 18:29:28 2025

INFO: [v++ 60-895] Target platform:

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm

INFO: [v++ 60-1578] This platform contains Xilinx Shell Archive

'/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'

INFO: [v++ 74-78] Compiler Version string: 2022.2

INFO: [v++ 60-585] Compiling for hardware emulation target

INFO: [v++ 60-423] Target device: xilinx_u280_gen3x16_xdma_1_202211_1

INFO: [v++ 60-242] Creating kernel: 'vadd'

===>The following messages were generated while performing high-level synthesis for kernel: vadd Log file:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/vadd/vadd/vitis_hls.log :

INFO: [v++ 204-61] Pipelining loop 'mem rd'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'

```
INFO: [v++ 204-61] Pipelining loop 'mem rd'.
```

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'

INFO: [v++ 204-61] Pipelining loop 'mem_rd'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'

INFO: [v++ 204-61] Pipelining loop 'execute'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 3, loop 'execute'

INFO: [v++ 204-61] Pipelining loop 'mem_wr'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 3, loop 'mem_wr'

INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

INFO: [v++ 60-594] Finished kernel compilation

INFO: [v++ 60-244] Generating system estimate report...

INFO: [v++ 60-1092] Generated system estimate report:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/reports/vadd/system_estimate_vadd.xtxt

WARNING: [v++-17-1525]

INFO: [v++ 60-586] Created _x.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xo

INFO: [v++ 60-2343] Use the vitis analyzer tool to visualize and navigate the relevant reports.

Run the following command.

vitis_analyzer

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/vadd.xo.compile_summary

INFO: [v++ 60-791] Total elapsed time: 0h 0m 56s

INFO: [v++ 60-1653] Closing dispatch client.

mkdir -p ./build_dir.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1

v++ -l -g --save-temps -t hw_emu --platform

/opt/xilinx/platforms/xilinx u280 gen3x16 xdma 1 202211 1/xilinx u280 gen3x16 xdma 1 20

2211_1.xpfm --temp_dir ./_x.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1 -

o'./build_dir.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.link.xclbin'

_x.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xo

Option Map File Used: '/tools/Xilinx/Vitis/2022.2/data/vitis/vpp/optMap.xml'

***** v++ v2022.2 (64-bit)

**** SW Build 3671529 on 2022-10-13-17:52:11

** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at: Reports:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma 1 202211 1/reports/link

Log files:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/logs/link

Running Dispatch Server on port: 42555

INFO: [v++ 60-1548] Creating build summary session with primary output

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/build_dir.hw_emu.xilinx_u280_gen3 x16_xdma_1_202211_1/vadd.link.xclbin.link_summary, at Wed Apr 23 18:30:27 2025

INFO: [v++ 60-1315] Creating rulecheck session with output

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/reports/link/v++_link_vadd.link_guidance.html', at Wed Apr 23 18:30:27 2025 INFO: [v++ 60-895] Target platform:

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm

INFO: [v++ 60-1578] This platform contains Xilinx Shell Archive

'/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw_emu/hw_emu.xsa'

INFO: [v++ 74-78] Compiler Version string: 2022.2

INFO: [v++ 60-629] Linking for hardware emulation target

INFO: [v++ 60-423] Target device: xilinx_u280_gen3x16_xdma_1_202211 1

INFO: [v++ 60-1332] Run 'run_link' status: Not started

INFO: [v++ 60-1443] [18:30:32] Run run_link: Step system_link: Started

INFO: [v++ 60-1453] Command Line: system link --xo

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/vadd.xo -keep --xpfm

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target emu --output_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int --temp_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/run_link

INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/vadd.xo

INFO: [SYSTEM_LINK 82-53] Creating IP database

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml

INFO: [SYSTEM_LINK 82-38] [18:30:34] build_xd_ip_db started:

/tools/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0 -sds-pf

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/hw_emu.hpfm -clkid 0 -ip

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma 1 202211 1/link/sys link/ sysl/.cdb/xd ip db.xml

INFO: [SYSTEM_LINK 82-37] [18:30:38] build_xd_ip_db finished successfully

Time (s): cpu = 00:00:04; elapsed = 00:00:04. Memory (MB): peak = 430.527; gain = 0.000; free physical = 148614; free virtual = 401370

INFO: [SYSTEM_LINK 82-51] Create system connectivity graph

```
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
```

INFO: [SYSTEM_LINK 82-38] [18:30:38] cfgen started: /tools/Xilinx/Vitis/2022.2/bin/cfgen - dpa_mem_offload false -dmclkid 0 -r

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml

INFO: [CFGEN 83-0] Kernel Specs:

INFO: [CFGEN 83-0] kernel: vadd, num: 1 {vadd_1}

INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.in1 to HBM[0]

INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.out to HBM[0]

INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.in2 to HBM[0]

INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.in3 to HBM[0]

INFO: [SYSTEM_LINK 82-37] [18:30:44] cfgen finished successfully

Time (s): cpu = 00:00:06; elapsed = 00:00:06. Memory (MB): peak = 430.527; gain = 0.000; free physical = 147913; free virtual = 400667

INFO: [SYSTEM_LINK 82-52] Create top-level block diagram

INFO: [SYSTEM_LINK 82-38] [18:30:44] cf2bd started: /tools/Xilinx/Vitis/2022.2/bin/cf2bd -- linux --trace buffer 1024 --input file

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/_sysl/.xsd --temp_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link --output_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int

INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml

INFO: [CF2BD 82-28] cf2xd finished successfully

INFO: [CF2BD 82-31] Launching cf xsd: cf xsd -disable-address-gen -dn dr -dp

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/sys_link/_sysl/.xsd

INFO: [CF2BD 82-28] cf_xsd finished successfully

INFO: [SYSTEM_LINK 82-37] [18:30:47] cf2bd finished successfully

Time (s): cpu = 00:00:03; elapsed = 00:00:04. Memory (MB): peak = 430.527; gain = 0.000; free physical = 147412; free virtual = 400171

INFO: [v++ 60-1441] [18:30:47] Run run_link: Step system_link: Completed

Time (s): cpu = 00:00:15; elapsed = 00:00:15. Memory (MB): peak = 436.348; gain = 0.000;

free physical = 147470; free virtual = 400230

INFO: [v++ 60-1443] [18:30:47] Run run_link: Step cf2sw: Started

INFO: [v++ 60-1453] Command Line: cf2sw -sdsl

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/sdsl.dat -rtd

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/cf2sw.rtd -nofilter

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/cf2sw_full.rtd -xclbin

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/xclbin_orig.xml -o

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/xclbin_orig.1.xml

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/run_link

INFO: [v++ 60-1441] [18:30:51] Run run_link: Step cf2sw: Completed

Time (s): cpu = 00:00:04; elapsed = 00:00:04. Memory (MB): peak = 436.348; gain = 0.000; free physical = 147347; free virtual = 400109

INFO: [v++ 60-1443] [18:30:51] Run run_link: Step rtd2_system_diagram: Started

INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/run_link

INFO: [v++ 60-1441] [18:30:52] Run run_link: Step rtd2_system_diagram: Completed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.28 . Memory (MB): peak = 436.348 ; gain = 0.000 ; free physical = 147328 ; free virtual = 400090

INFO: [v++ 60-1443] [18:30:52] Run run_link: Step vpl: Started

INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm -s -g --remote_ip_cache

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/.ipcache --output_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int --log_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/logs/link --report_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/reports/link --config

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/vplConfig.ini -k

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x

dma_1_202211_1/link --emulation_mode debug_waveform --no-info --iprepo

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x

dma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x

dma_1_202211_1/link/run_link/vpl.pb

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x

dma_1_202211_1/link/int/dr.bd.tcl

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x

dma_1_202211_1/link/run_link

***** vpl v2022.2 (64-bit)

**** SW Build 3671529 on 2022-10-13-17:52:11

** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/kernel_info.dat'.

INFO: [VPL 74-78] Compiler Version string: 2022.2

INFO: [VPL 60-423] Target device: xilinx_u280_gen3x16_xdma_1_202211_1

INFO: [VPL 60-1032] Extracting hardware platform to

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x

dma_1_202211_1/link/vivado/vpl/.local/hw_platform

[18:31:07] Run vpl: Step create_project: Started

Creating Vivado project.

[18:31:40] Run vpl: Step create_project: Completed

[18:31:40] Run vpl: Step create_bd: Started

[18:31:49] Run vpl: Step create_bd: Completed

[18:31:49] Run vpl: Step update_bd: Started

[18:31:53] Run vpl: Step update_bd: Completed

```
[18:31:53] Run vpl: Step generate_target: Started
```

WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_axi_vip_0_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Verification IP (1.1)' for IP 'pfm_top_axi_vip_0_0' (customized with software release 2022.1.1) has a different revision in the IP Catalog.

.

WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_connect_to_es_cu_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Interconnect (2.1)' for IP 'pfm_top_connect_to_es_cu_0' (customized with software release 2022.1.1) has a different revision in the IP Catalog.

.

WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_smartconnect_0_0 is locked. The IP is locked for the following reason - * IP definition 'AXI SmartConnect (1.0)' for IP 'pfm_top_smartconnect_0_0' (customized with software release 2022.1.1) has a different revision in the IP Catalog.

* IP 'pfm_top_smartconnect_0_0' contains one or more locked subcores.* Target IP definition 'AXI SmartConnect (1.0)' requires a revision change. Please review the change log before upgrading the IP.

.

WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_xbar_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Crossbar (2.1)' for IP

^[18:33:08] Run vpl: Step generate_target: RUNNING...

^[18:34:23] Run vpl: Step generate_target: RUNNING...

^[18:35:48] Run vpl: Step config_hw_emu.gen_scripts: Completed

^[18:35:48] Run vpl: Step config_hw_emu.compile: Started

^[18:36:04] Run vpl: Step config_hw_emu.elaborate: Started

'pfm_top_xbar_0' (customized with software release 2022.1.1) has a different revision in the IP Catalog.

.

WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_one_0 is locked. The IP is locked for the following reason - * The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.

.

WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_s00mmu_0 is locked. The IP is locked for the following reason - * IP definition 'SC MMU (1.0)' for IP 'bd_387c_s00mmu_0' (customized with software release 2022.1.1) has a different revision in the IP Catalog.

.

WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_s00sic_0 is locked. The IP is locked for the following reason - * IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_387c_s00sic_0' (customized with software release 2022.1.1) has a different revision in the IP Catalog.

.

Check VPL, containing 2 checks, has run: 0 errors, 7 warning violations

[18:36:40] Run vpl: Step config_hw_emu.elaborate: Completed

[18:36:40] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!

INFO: [v++ 60-1441] [18:36:40] Run run_link: Step vpl: Completed

Time (s): cpu = 00:00:09; elapsed = 00:05:49. Memory (MB): peak = 436.348; gain = 0.000;

free physical = 148441; free virtual = 402715

INFO: [v++ 60-1443] [18:36:40] Run run_link: Step rtdgen: Started

INFO: [v++ 60-1453] Command Line: rtdgen

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/run_link

INFO: [v++ 60-991] clock name 'kernel_clk/clk' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin

INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: kernel_clk/clk = 300, Kernel (KERNEL) clock: kernel_clk/clk = 300

INFO: [v++ 60-1453] Command Line: cf2sw -a

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/address_map.xml -sdsl

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/sdsl.dat -xclbin

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/xclbin_orig.xml -rtd

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/vadd.link.rtd -o

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/vadd.link.xml

INFO: [v++ 60-1652] Cf2sw returned exit code: 0

WARNING: [v++ 60-1455] Debuggable symbols are not generated successfully, clean up /tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/consolidated.cf

INFO: [v++ 60-1441] [18:36:48] Run run_link: Step rtdgen: Completed

Time (s): cpu = 00:00:08; elapsed = 00:00:08. Memory (MB): peak = 436.348; gain = 0.000; free physical = 151022; free virtual = 405345

INFO: [v++ 60-1443] [18:36:48] Run run_link: Step xclbinutil: Started

INFO: [v++ 60-1453] Command Line: xclbinutil --add-section

BITSTREAM:RAW:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilin x_u280_gen3x16_xdma_1_202211_1/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section

:JSON:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen 3x16_xdma_1_202211_1/link/int/vadd.link.rtd --add-section

CLOCK_FREQ_TOPOLOGY:JSON:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vadd.link_xml.rtd --add-section
BUILD_METADATA:JSON:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_e
mu.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vadd.link_build.rtd --add-section
EMBEDDED_METADATA:RAW:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.
hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vadd.link.xml --add-section
SYSTEM_METADATA:RAW:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/systemDiagramModelSIrBaseAddress.jso
n --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output
/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/./build_dir.hw_emu.xilinx_u280_gen
3x16_xdma_1_202211_1/vadd.link.xclbin

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/run_link

XRT Build Version: 2.14.354 (2022.2)

Build Date: 2022-10-08 09:49:58

Hash ID: 43926231f7183688add2dccfd391b36a1f000bea

Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.

Size : 48240150 bytes

Format: RAW

File:

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.

Format: JSON

File: 'mem topology'

Section: 'IP_LAYOUT'(8) was successfully added.

Format: JSON

File: 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.

Format: JSON

File: 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.

Size: 274 bytes

Format: JSON

File:

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/vadd.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.

Size: 2678 bytes

Format: JSON

File:

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/vadd.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.

Size: 10608 bytes

Format: RAW

File:

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/vadd.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.

Size: 21974 bytes

Format: RAW

File:

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/int/systemDiagramModelSIrBaseAddress.json'

Successfully wrote (48294444 bytes) to the output file:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/./build_dir.hw_emu.xilinx_u280_gen 3x16_xdma_1_202211_1/vadd.link.xclbin

Leaving xclbinutil.

INFO: [v++ 60-1441] [18:36:49] Run run_link: Step xclbinutil: Completed

Time (s): cpu = 00:00:00.09; elapsed = 00:00:00.45. Memory (MB): peak = 436.348; gain =

0.000 ; free physical = 150982 ; free virtual = 405305

INFO: [v++ 60-1443] [18:36:49] Run run_link: Step xclbinutilinfo: Started

INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/./build_dir.hw_emu.xilinx_u280_gen

3x16_xdma_1_202211_1/vadd.link.xclbin.info --input

/tools/Xilinx/home/adutta/Vitis Accel Examples/hello world/./build dir.hw emu.xilinx u280 gen

3x16_xdma_1_202211_1/vadd.link.xclbin

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/link/run_link

INFO: [v++ 60-1441] [18:36:49] Run run_link: Step xclbinutilinfo: Completed

Time (s): cpu = 00:00:00.47; elapsed = 00:00:00.55. Memory (MB): peak = 436.348; gain =

0.000; free physical = 150976; free virtual = 405299

INFO: [v++ 60-1443] [18:36:49] Run run_link: Step generate_sc_driver: Started

INFO: [v++ 60-1453] Command Line:

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma 1 202211 1/link/run link

INFO: [v++ 60-1441] [18:36:49] Run run_link: Step generate_sc_driver: Completed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 436.348 ; gain = 0.000

; free physical = 150976 ; free virtual = 405299

Check POST-VPL, containing 1 checks, has run: 0 errors

INFO: [v++ 60-244] Generating system estimate report...

INFO: [v++ 60-1092] Generated system estimate report:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma 1 202211 1/reports/link/system estimate vadd.link.xtxt

INFO: [v++ 60-586] Created

./build dir.hw emu.xilinx u280 gen3x16 xdma 1 202211 1/vadd.link.xclbin

INFO: [v++ 60-1307] Run completed. Additional information can be found in:

Guidance:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/reports/link/v++_link_vadd.link_guidance.html

Steps Log File:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw_emu.xilinx_u280_gen3x16_x dma_1_202211_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command.

vitis_analyzer

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/build_dir.hw_emu.xilinx_u280_gen3 x16_xdma_1_202211_1/vadd.link.xclbin.link_summary

INFO: [v++ 60-791] Total elapsed time: 0h 6m 32s

INFO: [v++ 60-1653] Closing dispatch client.

v++ -p ./build_dir.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.link.xclbin -g --save-temps -t hw_emu --platform

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --package.out_dir ./package.hw_emu -o

./build_dir.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xclbin

Option Map File Used: '/tools/Xilinx/Vitis/2022.2/data/vitis/vpp/optMap.xml'

***** v++ v2022.2 (64-bit)

**** SW Build 3671529 on 2022-10-13-17:52:11

** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:

Reports: /tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x/reports/package

Log files: /tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x/logs/package

Running Dispatch Server on port: 41843

INFO: [v++ 60-1548] Creating build summary session with primary output

 $/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/build_dir.hw_emu.xilinx_u280_gen3$

x16_xdma_1_202211_1/vadd.xclbin.package_summary, at Wed Apr 23 18:37:01 2025

INFO: [v++ 60-1315] Creating rulecheck session with output

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x/reports/package/v++_package_v add_guidance.html', at Wed Apr 23 18:37:01 2025

INFO: [v++ 60-895] Target platform:

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm

INFO: [v++ 60-1578] This platform contains Xilinx Shell Archive

'/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'

INFO: [v++ 74-78] Compiler Version string: 2022.2

INFO: [v++ 60-2256] Packaging for hardware emulation

INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/./build_dir.hw_emu.xilinx_u280_gen 3x16_xdma_1_202211_1/vadd.xclbin

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports.

Run the following command.

vitis_analyzer

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/build_dir.hw_emu.xilinx_u280_gen3 x16_xdma_1_202211_1/vadd.xclbin.package_summary

INFO: [v++ 60-791] Total elapsed time: 0h 0m 15s

INFO: [v++ 60-1653] Closing dispatch client.

adutta@aptd:~/Vitis_Accel_Examples/hello_world\$ make run TARGET=hw_emu

PLATFORM=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x1

6_xdma_1_202211_1.xpfm

/bin/sh: 12: [[: Permission denied

/bin/sh: 12: [[: Permission denied

/bin/sh: 15: [[: Permission denied

/bin/sh: 18: [[: Permission denied

cp -rf ./_x.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/emconfig.json .

XCL_EMULATION_MODE=hw_emu ./hello_world_xrt -x

./build_dir.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xclbin

Open the device0

Load the xclbin ./build_dir.hw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xclbin

INFO: [HW-EMU 05] Path of the simulation directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/.run/4011777/hw_em/device0/binary

0/behav waveform/xsim

server socket name is /tmp/adutta/device0_0_4011777

INFO: [HW-EMU 01] Hardware emulation runs simulation underneath. Using a large data set will result in long simulation times. It is recommended that a small dataset is used for faster execution. The flow uses approximate models for Global memories and interconnect and hence the performance data generated is approximate.

configuring dataflow mode with ert polling

scheduler config ert(1), dataflow(1), slots(16), cudma(0), cuisr(0), cdma(0), cus(1)

Allocate Buffer in Global Memory

synchronize input buffer data to device global memory

Execution of the kernel

Get the output data from the device

TEST PASSED

INFO: [HW-EMU 06-0] Waiting for the simulator process to exit

INFO: [HW-EMU 06-1] All the simulator processes exited successfully

INFO: [HW-EMU 07-0] Please refer the path

"/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/.run/4011777/hw_em/device0/binar

y_0/behav_waveform/xsim/simulate.log" for more detailed simulation infos, errors and warnings.

adutta@aptd:~/Vitis_Accel_Examples/hello_world\$ make all TARGET=hw

PLATFORM=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x1

6_xdma_1_202211_1.xpfm

/bin/sh: 12: [[: Permission denied

/bin/sh: 12: [[: Permission denied

/bin/sh: 15: [[: Permission denied

/bin/sh: 18: [[: Permission denied

mkdir -p ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1

v++ -c --save-temps -t hw --platform

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_20

2211_1.xpfm -k vadd --temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1 -l'src' -

o' x.hw.xilinx u280 gen3x16 xdma 1 202211 1/vadd.xo' 'src/vadd.cpp'

Option Map File Used: '/tools/Xilinx/Vitis/2022.2/data/vitis/vpp/optMap.xml'

***** v++ v2022.2 (64-bit)

**** SW Build 3671529 on 2022-10-13-17:52:11

** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:

Reports:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/reports/vadd

Log files:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/logs/vadd Running Dispatch Server on port: 33217

INFO: [v++ 60-1548] Creating build summary session with primary output

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/vadd.xo.compile_summary, at Wed Apr 23 18:38:11 2025

INFO: [v++ 60-1315] Creating rulecheck session with output

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/reports/vadd/v++_compile_vadd_guidance.html', at Wed Apr 23 18:38:11 2025

INFO: [v++ 60-895] Target platform:

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm

INFO: [v++ 60-1578] This platform contains Xilinx Shell Archive

'/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'

INFO: [v++ 74-78] Compiler Version string: 2022.2

INFO: [v++ 60-585] Compiling for hardware target

INFO: [v++ 60-423] Target device: xilinx_u280_gen3x16_xdma_1_202211_1

INFO: [v++ 60-242] Creating kernel: 'vadd'

===>The following messages were generated while performing high-level synthesis for kernel: vadd Log file:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/vadd/vadd/vitis_hls.log :

INFO: [v++ 204-61] Pipelining loop 'mem_rd'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'

INFO: [v++ 204-61] Pipelining loop 'mem_rd'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'

INFO: [v++ 204-61] Pipelining loop 'mem rd'.

INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'

INFO: [v++ 204-61] Pipelining loop 'execute'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 3, loop 'execute'

INFO: [v++ 204-61] Pipelining loop 'mem_wr'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 3, loop 'mem wr'

INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

INFO: [v++ 60-594] Finished kernel compilation

INFO: [v++ 60-244] Generating system estimate report...

INFO: [v++ 60-1092] Generated system estimate report:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/reports/vadd/system_estimate_vadd.xtxt

WARNING: [v++-17-1525]

INFO: [v++ 60-586] Created x.hw.xilinx u280 gen3x16 xdma 1 202211 1/vadd.xo

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports.

Run the following command.

vitis_analyzer

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/vadd.xo.compile_summary

INFO: [v++ 60-791] Total elapsed time: 0h 0m 55s

INFO: [v++ 60-1653] Closing dispatch client.

mkdir -p ./build dir.hw.xilinx u280 gen3x16 xdma 1 202211 1

v++ -l --save-temps -t hw --platform

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_20

2211_1.xpfm --temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1 -

o'./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.link.xclbin'

_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xo

Option Map File Used: '/tools/Xilinx/Vitis/2022.2/data/vitis/vpp/optMap.xml'

***** v++ v2022.2 (64-bit)

**** SW Build 3671529 on 2022-10-13-17:52:11

** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:

Reports:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/reports/link

Log files:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/logs/link

Running Dispatch Server on port: 34045

INFO: [v++ 60-1548] Creating build summary session with primary output

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/build_dir.hw.xilinx_u280_gen3x16_x dma_1_202211_1/vadd.link.xclbin.link_summary, at Wed Apr 23 18:39:08 2025

INFO: [v++ 60-1315] Creating rulecheck session with output

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/reports/link/v++_link_vadd.link_guidance.html', at Wed Apr 23 18:39:08 2025 INFO: [v++ 60-895] Target platform:

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm

INFO: [v++ 60-1578] This platform contains Xilinx Shell Archive

'/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'

INFO: [v++ 74-78] Compiler Version string: 2022.2

INFO: [v++ 60-629] Linking for hardware target

INFO: [v++ 60-423] Target device: xilinx_u280_gen3x16_xdma_1_202211_1

INFO: [v++ 60-1332] Run 'run_link' status: Not started

INFO: [v++ 60-1443] [18:39:11] Run run_link: Step system_link: Started

INFO: [v++ 60-1453] Command Line: system_link --xo

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/vadd.xo -keep --xpfm

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/int --temp_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/sys_link

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/run_link

INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/vadd.xo

INFO: [SYSTEM_LINK 82-53] Creating IP database

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml

INFO: [SYSTEM_LINK 82-38] [18:39:13] build_xd_ip_db started:

/tools/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0 -sds-pf

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/sys_link/hw.hpfm -clkid 0 -ip

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1 202211 1/link/sys link/iprepo/xilinx com hls vadd 1 0,vadd -o

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml

INFO: [SYSTEM_LINK 82-37] [18:39:18] build_xd_ip_db finished successfully

Time (s): cpu = 00:00:04; elapsed = 00:00:04. Memory (MB): peak = 430.527; gain = 0.000; free physical = 147687; free virtual = 401941

INFO: [SYSTEM_LINK 82-51] Create system connectivity graph

INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1 202211 1/link/sys link/cfgraph/cfgen cfgraph.xml

INFO: [SYSTEM_LINK 82-38] [18:39:18] cfgen started: /tools/Xilinx/Vitis/2022.2/bin/cfgen - dpa_mem_offload false -dmclkid 0 -r

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml

INFO: [CFGEN 83-0] Kernel Specs:

INFO: [CFGEN 83-0] kernel: vadd, num: 1 {vadd_1}

INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.in1 to HBM[0]

INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.out to HBM[0]

INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.in2 to HBM[0]

INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.in3 to HBM[0]

INFO: [SYSTEM_LINK 82-37] [18:39:28] cfgen finished successfully

Time (s): cpu = 00:00:10; elapsed = 00:00:10. Memory (MB): peak = 430.527; gain = 0.000;

free physical = 146576; free virtual = 400842

INFO: [SYSTEM_LINK 82-52] Create top-level block diagram

INFO: [SYSTEM_LINK 82-38] [18:39:28] cf2bd started: /tools/Xilinx/Vitis/2022.2/bin/cf2bd ---

linux --trace_buffer 1024 --input_file

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db

/tools/Xilinx/home/adutta/Vitis Accel Examples/hello world/ x.hw.xilinx u280 gen3x16 xdma

1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/sys_link/_sysl/.xsd --temp_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/sys_link --output_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/int --target_bd ulp.bd

INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i

/tools/Xilinx/home/adutta/Vitis Accel Examples/hello world/ x.hw.xilinx u280 gen3x16 xdma

1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml

INFO: [CF2BD 82-28] cf2xd finished successfully

INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/sys_link/_sysl/.xsd

INFO: [CF2BD 82-28] cf_xsd finished successfully

INFO: [SYSTEM_LINK 82-37] [18:39:32] cf2bd finished successfully

Time (s): cpu = 00:00:04; elapsed = 00:00:04. Memory (MB): peak = 430.527; gain = 0.000;

free physical = 147505; free virtual = 401799

INFO: [v++ 60-1441] [18:39:32] Run run_link: Step system_link: Completed

Time (s): cpu = 00:00:20; elapsed = 00:00:20. Memory (MB): peak = 436.348; gain = 0.000;

free physical = 147579; free virtual = 401872

INFO: [v++ 60-1443] [18:39:32] Run run_link: Step cf2sw: Started

INFO: [v++ 60-1453] Command Line: cf2sw -sdsl

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/int/sdsl.dat -rtd

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/int/cf2sw.rtd -nofilter

/tools/Xilinx/home/adutta/Vitis Accel Examples/hello world/ x.hw.xilinx u280 gen3x16 xdma

1_202211_1/link/int/cf2sw_full.rtd -xclbin

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/int/xclbin_orig.xml -o

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/int/xclbin_orig.1.xml

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/run_link

INFO: [v++ 60-1441] [18:39:37] Run run link: Step cf2sw: Completed

Time (s): cpu = 00:00:06; elapsed = 00:00:06. Memory (MB): peak = 436.348; gain = 0.000;

free physical = 147406; free virtual = 401702

INFO: [v++ 60-1443] [18:39:37] Run run_link: Step rtd2_system_diagram: Started

INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/run_link

INFO: [v++ 60-1441] [18:39:38] Run run_link: Step rtd2_system_diagram: Completed

Time (s): cpu = 00:00:00; elapsed = 00:00:00.28. Memory (MB): peak = 436.348; gain = 0.000

; free physical = 147259 ; free virtual = 401554

INFO: [v++ 60-1443] [18:39:38] Run run_link: Step vpl: Started

INFO: [v++ 60-1453] Command Line: vpl -t hw -f

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm -s --remote_ip_cache

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/.ipcache --output_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/int --log_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/logs/link --report_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/reports/link --config

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/int/vplConfig.ini -k

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link --no-info --iprepo

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/run_link/vpl.pb

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/int/dr.bd.tcl

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/run_link

***** vpl v2022.2 (64-bit)

**** SW Build 3671529 on 2022-10-13-17:52:11

** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1 202211 1/link/int/kernel_info.dat'.

INFO: [VPL 74-78] Compiler Version string: 2022.2

INFO: [VPL 60-423] Target device: xilinx_u280_gen3x16_xdma_1_202211_1

INFO: [VPL 60-1032] Extracting hardware platform to

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/vivado/vpl/.local/hw_platform

[18:39:51] Run vpl: Step create project: Started

Creating Vivado project.

[18:40:01] Run vpl: Step create_project: Completed

[18:40:01] Run vpl: Step create_bd: Started

[18:40:29] Run vpl: Step create bd: Completed

[18:40:29] Run vpl: Step update_bd: Started

[18:40:30] Run vpl: Step update_bd: Completed

[18:40:30] Run vpl: Step generate_target: Started

[18:41:26] Run vpl: Step generate_target: Completed

[18:41:26] Run vpl: Step config hw runs: Started

[18:41:28] Run vpl: Step config_hw_runs: Completed

[18:41:28] Run vpl: Step synth: Started

[18:41:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.

[18:42:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.

- [18:42:56] Run vpl: Step synth: Completed
- [18:42:56] Run vpl: Step impl: Started
- [18:51:29] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time:
- 00h 11m 49s
- [18:51:29] Starting logic optimization..
- [18:52:29] Phase 1 Retarget
- [18:52:59] Phase 2 Constant propagation
- [18:52:59] Phase 3 Sweep
- [18:53:29] Phase 4 BUFG optimization
- [18:53:29] Phase 5 Shift Register Optimization
- [18:53:59] Phase 6 Post Processing Netlist
- [18:54:59] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 30s
- [18:54:59] Starting logic placement..
- [18:55:29] Phase 1 Placer Initialization
- [18:55:29] Phase 1.1 Placer Initialization Netlist Sorting
- [18:59:00] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
- [18:59:30] Phase 1.3 Build Placer Netlist Model
- [19:01:31] Phase 1.4 Constrain Clocks/Macros
- [19:01:31] Phase 2 Global Placement
- [19:01:31] Phase 2.1 Floorplanning
- [19:02:31] Phase 2.1.1 Partition Driven Placement
- [19:02:31] Phase 2.1.1.1 PBP: Partition Driven Placement
- [19:02:31] Phase 2.1.1.2 PBP: Clock Region Placement
- [19:03:01] Phase 2.1.1.3 PBP: Compute Congestion
- [19:03:01] Phase 2.1.1.4 PBP: UpdateTiming
- [19:03:31] Phase 2.1.1.5 PBP: Add part constraints
- [19:03:31] Phase 2.2 Physical Synthesis After Floorplan
- [19:04:01] Phase 2.3 Update Timing before SLR Path Opt

- [19:04:01] Phase 2.4 Post-Processing in Floorplanning
- [19:04:01] Phase 2.5 Global Placement Core
- [19:13:34] Phase 2.5.1 UpdateTiming Before Physical Synthesis
- [19:14:04] Phase 2.5.2 Physical Synthesis In Placer
- [19:15:35] Phase 3 Detail Placement
- [19:15:35] Phase 3.1 Commit Multi Column Macros
- [19:15:35] Phase 3.2 Commit Most Macros & LUTRAMs
- [19:16:35] Phase 3.3 Small Shape DP
- [19:16:35] Phase 3.3.1 Small Shape Clustering
- [19:16:35] Phase 3.3.2 Flow Legalize Slice Clusters
- [19:17:05] Phase 3.3.3 Slice Area Swap
- [19:17:05] Phase 3.3.3.1 Slice Area Swap Initial
- [19:17:35] Phase 3.4 Place Remaining
- [19:17:35] Phase 3.5 Re-assign LUT pins
- [19:17:35] Phase 3.6 Pipeline Register Optimization
- [19:18:06] Phase 3.7 Fast Optimization
- [19:18:36] Phase 4 Post Placement Optimization and Clean-Up
- [19:18:36] Phase 4.1 Post Commit Optimization
- [19:19:36] Phase 4.1.1 Post Placement Optimization
- [19:19:36] Phase 4.1.1.1 BUFG Insertion
- [19:19:36] Phase 1 Physical Synthesis Initialization
- [19:20:06] Phase 4.1.1.2 BUFG Replication
- [19:20:06] Phase 4.1.1.3 Post Placement Timing Optimization
- [19:21:07] Phase 4.1.1.4 Replication
- [19:22:07] Phase 4.2 Post Placement Cleanup
- [19:22:07] Phase 4.3 Placer Reporting
- [19:22:07] Phase 4.3.1 Print Estimated Congestion
- [19:22:07] Phase 4.4 Final Placement Cleanup
- [19:24:38] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 29m 38s

- [19:24:38] Starting logic routing..
- [19:25:08] Phase 1 Build RT Design
- [19:26:38] Phase 2 Router Initialization
- [19:26:38] Phase 2.1 Fix Topology Constraints
- [19:26:38] Phase 2.2 Pre Route Cleanup
- [19:26:38] Phase 2.3 Global Clock Net Routing
- [19:27:08] Phase 2.4 Update Timing
- [19:28:39] Phase 2.5 Update Timing for Bus Skew
- [19:28:39] Phase 2.5.1 Update Timing
- [19:29:09] Phase 3 Initial Routing
- [19:29:09] Phase 3.1 Global Routing
- [19:29:39] Phase 4 Rip-up And Reroute
- [19:29:39] Phase 4.1 Global Iteration 0
- [19:35:41] Phase 4.2 Global Iteration 1
- [19:36:41] Phase 4.3 Global Iteration 2
- [19:38:12] Phase 5 Delay and Skew Optimization
- [19:38:12] Phase 5.1 Delay CleanUp
- [19:38:12] Phase 5.1.1 Update Timing
- [19:38:42] Phase 5.1.2 Update Timing
- [19:39:12] Phase 5.2 Clock Skew Optimization
- [19:39:12] Phase 6 Post Hold Fix
- [19:39:12] Phase 6.1 Hold Fix Iter
- [19:39:12] Phase 6.1.1 Update Timing
- [19:39:42] Phase 7 Leaf Clock Prog Delay Opt
- [19:40:13] Phase 8 Route finalize
- [19:40:43] Phase 9 Verifying routed nets
- [19:40:43] Phase 10 Depositing Routes
- [19:41:13] Phase 11 Resolve XTalk
- [19:41:13] Phase 12 Post Router Timing
- [19:41:43] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 17m 05s

[19:41:43] Starting bitstream generation..

[19:49:15] Creating bitmap...

[19:59:48] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...

[19:59:48] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 18m 05s

Check VPL, containing 1 checks, has run: 0 errors

[20:00:26] Run vpl: Step impl: Completed

[20:00:26] Run vpl: FINISHED. Run Status: impl Complete!

INFO: [v++ 60-1441] [20:00:26] Run run_link: Step vpl: Completed

Time (s): cpu = 00:00:23; elapsed = 01:20:48. Memory (MB): peak = 436.348; gain = 0.000;

free physical = 190042; free virtual = 425705

INFO: [v++ 60-1443] [20:00:26] Run run_link: Step rtdgen: Started

INFO: [v++ 60-1453] Command Line: rtdgen

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/run_link

INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin

INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin

INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID ") is being mapped to clock name 'hbm aclk' in the xclbin

INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300

INFO: [v++ 60-1453] Command Line: cf2sw -a

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/int/address_map.xml -sdsl

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

```
1_202211_1/link/int/sdsl.dat -xclbin
```

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/int/xclbin_orig.xml -rtd

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/int/vadd.link.rtd -o

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/int/vadd.link.xml

INFO: [v++ 60-1652] Cf2sw returned exit code: 0

INFO: [v++ 60-1441] [20:00:31] Run run_link: Step rtdgen: Completed

Time (s): cpu = 00:00:04; elapsed = 00:00:05. Memory (MB): peak = 436.348; gain = 0.000; free physical = 190118; free virtual = 425783

INFO: [v++ 60-1443] [20:00:31] Run run_link: Step xclbinutil: Started

INFO: [v++ 60-1453] Command Line: xclbinutil --add-section

BITSTREAM:RAW:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u28 0_gen3x16_xdma_1_202211_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section

:JSON:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vadd.link.rtd --append-section

:JSON:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/appendSection.rtd --add-section

CLOCK_FREQ_TOPOLOGY:JSON:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/ _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vadd.link_xml.rtd --add-section

BUILD_METADATA:JSON:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vadd.link_build.rtd --add-section

EMBEDDED_METADATA:RAW:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x. hw.xilinx u280 gen3x16 xdma 1 202211 1/link/int/vadd.link.xml --add-section

SYSTEM_METADATA:RAW:/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw. xilinx_u280_gen3x16_xdma_1_202211_1/link/int/systemDiagramModelSlrBaseAddress.json -- key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/./build_dir.hw.xilinx_u280_gen3x16_

xdma_1_202211_1/vadd.link.xclbin

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/run_link

XRT Build Version: 2.14.354 (2022.2)

Build Date: 2022-10-08 09:49:58

Hash ID: 43926231f7183688add2dccfd391b36a1f000bea

Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.

Size : 49844854 bytes

Format: RAW

File:

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.

Format: JSON

File: 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.

Format: JSON

File: 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.

Format: JSON

File: 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.

Size: 410 bytes

Format: JSON

File:

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/int/vadd.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.

Size: 2623 bytes

Format: JSON

File:

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/int/vadd.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.

Size: 10649 bytes

Format: RAW

File:

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/int/vadd.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.

Size: 26683 bytes

Format: RAW

File:

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/link/int/systemDiagramModelSIrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.

Format: JSON

File: 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.

Format: JSON

File: 'ip_layout'

Successfully wrote (49913904 bytes) to the output file:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.link.xclbin

Leaving xclbinutil.

INFO: [v++ 60-1441] [20:00:31] Run run_link: Step xclbinutil: Completed

Time (s): cpu = 00:00:00.09; elapsed = 00:00:00.4. Memory (MB): peak = 436.348; gain =

0.000 ; free physical = 190115 ; free virtual = 425780

INFO: [v++ 60-1443] [20:00:31] Run run_link: Step xclbinutilinfo: Started

INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/./build_dir.hw.xilinx_u280_gen3x16_

xdma_1_202211_1/vadd.link.xclbin.info --input

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/./build_dir.hw.xilinx_u280_gen3x16_

xdma 1 202211 1/vadd.link.xclbin

INFO: [v++ 60-1454] Run Directory:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_ 1_202211_1/link/run_link

INFO: [v++ 60-1441] [20:00:32] Run run_link: Step xclbinutilinfo: Completed

Time (s): cpu = 00:00:00.49; elapsed = 00:00:00.55. Memory (MB): peak = 436.348; gain =

0.000 ; free physical = 190099 ; free virtual = 425764

INFO: [v++ 60-1443] [20:00:32] Run run_link: Step generate_sc_driver: Started

INFO: [v++ 60-1453] Command Line:

INFO: [v++ 60-1454] Run Directory:

1_202211_1/link/run_link

INFO: [v++ 60-1441] [20:00:32] Run run_link: Step generate_sc_driver: Completed

Time (s): cpu = 00:00:00; elapsed = 00:00:00. Memory (MB): peak = 436.348; gain = 0.000;

free physical = 190098; free virtual = 425764

Check POST-VPL, containing 1 checks, has run: 0 errors

INFO: [v++ 60-244] Generating system estimate report...

INFO: [v++ 60-1092] Generated system estimate report:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/reports/link/system_estimate_vadd.link.xtxt

INFO: [v++ 60-586] Created

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/build_dir.hw.xilinx_u280_gen3x16_x

dma_1_202211_1/vadd.link.ltx

INFO: [v++ 60-586] Created

./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.link.xclbin

INFO: [v++ 60-1307] Run completed. Additional information can be found in:

Guidance:

 $/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_linx_u280_xdma_linx_u280_xdma_linx_u2$

1_202211_1/reports/link/v++_link_vadd.link_guidance.html

Timing Report:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt

Vivado Log:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/logs/link/vivado.log

Steps Log File:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x.hw.xilinx_u280_gen3x16_xdma_

1_202211_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports.

Run the following command.

vitis_analyzer

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/build_dir.hw.xilinx_u280_gen3x16_x dma_1_202211_1/vadd.link.xclbin.link_summary

INFO: [v++ 60-791] Total elapsed time: 1h 21m 34s

INFO: [v++ 60-1653] Closing dispatch client.

v++ -p ./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.link.xclbin --save-temps -t hw --platform

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --package.out_dir ./package.hw -o

./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xclbin

Option Map File Used: '/tools/Xilinx/Vitis/2022.2/data/vitis/vpp/optMap.xml'

***** v++ v2022.2 (64-bit)

**** SW Build 3671529 on 2022-10-13-17:52:11

** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:

Reports: /tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x/reports/package

Log files: /tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x/logs/package

Running Dispatch Server on port: 35639

INFO: [v++ 60-1548] Creating build summary session with primary output

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/build_dir.hw.xilinx_u280_gen3x16_x dma_1_202211_1/vadd.xclbin.package_summary, at Wed Apr 23 20:00:53 2025

INFO: [v++ 60-1315] Creating rulecheck session with output

'/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/_x/reports/package/v++_package_v add_guidance.html', at Wed Apr 23 20:00:53 2025

INFO: [v++ 60-895] Target platform:

/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm

INFO: [v++ 60-1578] This platform contains Xilinx Shell Archive

'/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'

INFO: [v++ 74-78] Compiler Version string: 2022.2

INFO: [v++ 60-2256] Packaging for hardware

INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin:

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xclbin

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports.

Run the following command.

vitis_analyzer

/tools/Xilinx/home/adutta/Vitis_Accel_Examples/hello_world/build_dir.hw.xilinx_u280_gen3x16_x dma_1_202211_1/vadd.xclbin.package_summary

INFO: [v++ 60-791] Total elapsed time: 0h 0m 14s

INFO: [v++ 60-1653] Closing dispatch client.

adutta@aptd:~/Vitis_Accel_Examples/hello_world\$ make run TARGET=hw

PLATFORM=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x1

6 xdma 1 202211 1.xpfm

/bin/sh: 12: [[: Permission denied

/bin/sh: 12: [[: Permission denied

/bin/sh: 15: [[: Permission denied

/bin/sh: 18: [[: Permission denied

./hello_world_xrt -x ./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xclbin

Open the device0

Load the xclbin ./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xclbin

Allocate Buffer in Global Memory

synchronize input buffer data to device global memory

Execution of the kernel

Get the output data from the device

TEST PASSED