COMPUTER ARCHITECTURE

pipeline Architecture	2
vector Processor	43
Flynn's Taxonomy of Computer Architecture	57
Memory	71
RISC & CISC Architectures	93
Interprocess Communication	99

NOTE:

WBUT course structure and syllabus of 4th semester has been changed from 2012

Advanced Computer Architecture (4th Sem, CS) has been redesigned as

Computer Architecture (4th Sem, CS). Taking special care of this matter we are

providing the relevant WBUT questions and solutions of Advanced Computer

Architecture, from 2005 to 2011 along with the complete solution of new university

papers, so that students can get an idea about university questions patterns

PIPELINE ARCHITECTURE

Multiple Chaice Type Questions

```
    The number of cycles required to complete it tasks in a A stage papeline is
    Public.

                                                                       [WBUT 2017, X/N
                                                                         di nome of last,
                       b) #4+1
    sie en-
 Adire er: 12
2. A deary 3-cube hypercube architecture has
                                                                              [MBOL 386]
    a) 3 dimensions with 4 nodes along each difference,
a) 4 dimensions what 3 nodes along each difference,
                                                d) name of these
1. Which of these are examples of 2-dimensional topologies in static networks?
                                                                       [WBUT 2007, 50k]
    4 Ments
                   b) 3000 networks
                                                of Linear array
                                                                          di None of Tase
 AMMEL - 21
4. The seek time of a disk is 30 ms. It rotates at the rate of 30 rotations/second.
COPACITY of each track is 200 words. The access time is approximately
[WBUT 2007, 2008, 2218
 Answer: 10.
                                                c) 47 ms
                                                                           d) name of Pate
5 For two instructions ( and J syaiR hazard occur, #
                                                               CMBLT 2007, 2010, 2011
    #1211-0171x6
                                                 (J) ~ 8(J) ~ ¢
    0.001 -2016
                                                 o) none of these
 Ammer ...
8. The performance of a populated processor suffers H
    of the aspenne wingon have deferred the layer
    at the apeans mages have determine delays b. Consecutive instructions are dependent on such other if the pipetire stages shalls have are resources.
                                                         MBUT 2008, 2009, 2011, 1813
  Acorder: (c.)
 T. A single but admission is primarily found in
al Warn frames
     of Visions Winds-Completers
                                                                               MBILL SEE
                                                 b) High performance machines
                                                 di Supercomputere
```

```
sept will be the speed up for a four-stage incar pipeline, when the number of the numb
Martin n = 647
                                                                                                                                                                        [WBUT 2008 24
                                                         b) 7 3
     114.5
 VIACT. (d)
  Enternic pipelme allows
                                                                                                                            (WBUT 2008, 2009, 2011, 2014, 2016)
       Multiples functions to evaluate
                                                                                                                         b) only streaming connection
        el to bestorm tixed function
                                                                                                                         d) none of these
   APPET (S)
   e. The sivision of stages of a pipeline into sub-stages is the bases for
                                                                                                                                                                          [WBUT 2001, 2014]
         at pipelining
                                                                                                                           b) super-pipelining
                                                                                                                          d) V(IW processor
         c| seperacalar
         arer: (1)
                                                                                                                                                                           [WBUT 2012, 2014]
           A pipeline stage
           a) is sequential circuit
             M is combinational circuit
             c) consists of both sequential and combinational circuits
             di nane of these
     Asterber: (2)
      'S. Utilization pattern of successive stages of a synthronous paperns can be
                                                                                                                                                                      [WBUT 2013, 3015]
      esecuted by
                                                                                                                            bi Enclization table
             a) Truth table
                                                                                                                            di Penndic table
              a Reservation table
       Assect to:
                                                                                                                                                                                           [WBUT 2012]
        12, SPARC stands for
               a) Scalable Processor Architecture
b) Superscalar Processor A RISC Computer
                 c) Scelable Processor A RISC Computer
4) Bowable Pipeline Architecture
         14. Portability is definitely at tissue for which of the following architectures?
                                                                                                                                                                                          FWBUT 2017
                                                                                                                          . b) Sugar Scalar processor
                    *) VLIW processor
                                                                                                                               of none of these
                    C) Super pipelined
           Chapte. (b)
           15. Which of the following is not the cause of possible data hazard?

4. HAR

5. RAW

6. WAR

6. Ann.
                                                                                                                                                                                          [WBUT 2017]
```

Auswert (a)

COMPONE ANTHONY LIFE

POPULAR PUBLICATIONS

16 What will be the speed up for a 4 segment linear pipeline when the number of [WBUT 2013, 2014] 4145 413.82 c| \$14 d) 2.16 Answer: It's 17. Which type of data hazard is not possible? KIOS TUBWI N RAW c) RAR d WAW Attenuer: 16 f 18. MIPS WEARS a) Multiple Instruction Per Second CI Multi-Instruction Performed System [WBUT 2013] b) Williams of trabuction Per Second d) none of these 19 The prefetching is a solution for a) Data harrard [WBUT ZUM) b) Structural hazard ci Control hagere d) none of these m Suppose the time delay of the four stages of a pipeline are 11-60 ns, 12-60 ns, 13-90 os, 14-80 ns respectively and the unterface latch has a delay 11-10 ns. then the maximum clock frequency for the pipeline is b) 90 ns MBUT MINE Agents: No C) 190 to d) 30 ng 21. The prefetching technique is a solution for II) data hazard **EWBUT 2016**] b) structural hezard c) Control hagard

Short Answer Type Questions

d) enhancing the speed of pipeline

Define Speed-up. Deduce that the maximum aprod-up in a k-stage pipeline processor a k is this maximum speed-up always achievable? Explain

Propert 2006

If there are no static (waits) that prove that the speedup is equal to the pipeline depth i.e., the number of postline stages.

[WBLIT 2018] [WBUT 2006]

Show that the maximum speedup of a populary is equal to its status. [WBUT 2016]

approxime consider that

district of

to all processors to execute

the relative terms where of the population dr. I S "the Spend-up.

Tyrie require for non-expense process. Time require for pipeline process (k - (v - 1)) + (n - 1) speed-up is, Se k when a so t

partition Speed up is never fully achievable because of data-dependencies between property interrupts, program branches etc. So, many pipeline cycles may be wasted training state caused by out-of sequence instruction executions.

Campare superscalar, superpipeline and superscalar superpipelined

processors unitage parallelism to achieve peak glorance that can be several times higher than that of conventional scalar processors Specialar machines can issue several instructions per cycle. A system was developed alused to recourse asstruction level parallelism for a series of banchmarks. The average hist of sucer pipelining metric is annotated. Our attributions suggest that this metric supply high for many machines. These machines already exploit all of the instructioned paralletison available in many non-numeric applications, even without parallel sayedian issue or higher degrees of pipelining.

Superscalar processing has multiple functional units are kept has he multiple thursions. As execution pipelines have approached the brits of speed paralleacceptor, has been required to improve performance. Super-papelined machines can issue Ab one instruction per cycle, but they have cycle areas sharter than the latency of one within any in some cases approache machines differented a single forbalecode Space pipe that drives all of the units. For example, the Lima SPARC spins executions for the units. for the third stage of a unified pipeline. However, it is becoming more dominant to have has no third stage of a unified pipebre. However, it is recoming more common to have. Taliple fetch-recorde-disposed pipes feeding the functional sum. Superscalar operation if finited by the number of independent operations that can be extracted from an integration. experion speam.

where a pipeline street time (, if may be possible to execute it a higher case by starting them a pipeline street time (, if may be accomplished in two ways: The properties stage time f. I may be present at excess to a sig-forcions at intervals of 1 to 1 his can be accomplished in two course.

 Further divide each of the pipeline days into a substant.
 Further divide each of the pipeline days into a substant. a Province a preclams that are contagned to seein to solid, advice stages not be first approach required laster less approach could be account to a sense at the second approach could be account to a sense at the second approach and the account of the second approach and the account of a segit or best at more sequent and entered approach and entered on the second or account of the second or account or account or account of the second or account or ac

suggested superscalar operations and has associated with a strict the super-requirements.

Suggested superscalar operations and the received only a super-rection name.

Super-requirement and only at super-rection promotes the following of super-district only the instructions and only at super-rection promotes the relative and Super-requirements of instructions are super-requirements. Singly more contact to stage.

The other gradies is connectant or super-requirements of the promotes of the stage of the stag

CAA

populated machine. The benefit of such extensive pipelining is really only gained for very

Superscular-Super-pipeline

Saperscaler Super-pipene:
We may also combine superscalar operation with super-pipelisting and the result is We may also common supersons to be factors. However, it is even more difficult to prientially the product of the special product of the product the product persists personal residual product between parties pages that are divided into many stages. After the memory invertisely between partners pipes and are a financial disougation corresponding to the subsiders may be use to seems a second of the processor memory performance to the gap over now Of course with so many pipes and so many stages, branch peralties become huge, and branch prediction becomes a senious boniletreek.

become ruje and entering the in finding the parallelism required to keep all of the pipes and states have between branches Consider that a machine with 12 pipelines of 20 stages may always have access to a window of 240 instructions that are secreduled so as mayore at hazards, and that the average of 40 branches that would be present in a slove of that size are all correctly predicted sufficiently in advance to swelld stalling in the

). What are the different factors that can affect the performance of a papelined system? Differentiate between WAR and RAW with a suitable example.

(WBUT 2007)

Expelining achieves a reduction of the average execution time per instruction. In the sense that pipeline can perform more instructions per chick cycle. This can be viewed in two

 Decreasing the CPI Typical way in which people view the performance increase Decreasing the cycle time (i.e., increasing the clock rate).

Pipelating increases the CPU matraction throughput. Pipelining does not decrease the execution little of an individual instruction it increases the execution time due to merhead (clock sure and pipeline regime delay) in the committed the pipeline. was larged occur when data is modified. Ignoring polarical data hazzi is can restat in age conditions. There are two places one a data hazard can occur in-

Read after White (RAH):

An operand is modified and read soon after. Because the first instruction may not have finaled wraing to the operand, the account trainsction may use incorrect data.

Write ofter Read (WAR)

Read an openind and write when after to that same opening. Because the write may have finaled believ the read, the read respection may incomparily get the new written online A RAW Dog Hazard refers to a sequence, where we refer to a result that has not yet here. 12 R4 - R2 - R1

plus to compute a result for register 4. However, in a riselie. plantation is compute a result for register 4. However, in a pipeline, when we telch plants for the 2nd operation, the results from the last will not yet have been sured, have a data dependency. We say that there is a data dependency. we have a data dependency. We say that there is a data dependency with we have a dependent on the completion of startation |

2 as t is dependent on the completion of startation |

Bells Hacard represents a problem with concurrent execution, for example:

Jeff + 15

BENETS per n a speciation that there is a chance that 12 may be completed before if (i.e. with ment execution) we must ensure that we do not store the result of register) below a chance to fetch the operands.

included the different parameters used in measuring CPU performance? Briefly MEN HICH [MBUT 2008, 2016]

paralle the CPU performance, the measure fact is perently non important is egion dime, T. because we can write

Performance = 1 / Execution time

a fibe execution time increases the CPU performance decreases. There are three gracters to measure the performance of the CPU, in speedup, efficiency and

The considering the impact of some performance improvement, the effect of the interpret is usually expressed in terms of the speedup, 5, takes as the miss or the design time without the improvement (I_n) to the essential time with the филепен (7.):

S = T. 1 T.

test up as a direct percent can be represented as

 $S = ((T_n, -T_n)/T_n) \times 100$ The map, E is the ratio of Speed-up to the nation of percessor used $S_n E = S/n$ 4.5 - 5/p

Vary S is the speed-up and p is the number of processor.

Traggifur, is the measure of number of companyion over a rest time.

Compare superscalar, super-pipeline and VCM (scholque).
[MBUT 2008, 2011; 2014, 2016]

A startage processor executes more than one insuration during a clock cycle by a startage processor executes more than one indeeded bractical units on the incharge of the control of the ** Standard processor executes must then one internation or line from the feether processor executes must be nederly functional units on the feether enoughly dispatching multiple resources in plements a form of particles on collections. A superscalar CPL additional implements. Superscalar processing has a single processor. Superscalar processing has a single processor. where. A superscalar CPL professor appearance a name of paraticism coded with a single processor. Superscalar processor has been a single processor superscalar within a single processor in some cases superscalar within the paraticism where he subject institutions in some cases superscalar. "According to the state of the

. CA-T

Supercrain appraisal is limited by the number of independent operations that that he estimated from an improduct stream. It has been shown in early studies on simple, processor models, that it is interest models by herecles, to a small number. The superscalar technique is indicatedly associated with several identifying characteristics. These characteristics are

- Instructions are bound from a sequential instruction stream
- CPI hardware dynamically checks for data dependencies between institutions of that time (versus software checking in compile time)
- Accepts multiple instructions per clock cycle

Super-produce

Given a pipeline stage time T. R may be possible to execute at a higher rate by Stantag operators at intervals of Tir. This can be accomplished in two weight

- Luther divide each of the pipeline stages into a validages.
- · Provide a pipelines star are everlapped

The fire approach requires fower logic and the stellity to surchainte the stages impossible with antiform latency. The second approach could be allowed in a senior as pagginet supermoner operation, and has associated with A all of the same empiricularies except that instructions and data can be tetaked with a slight offers in time.

Super-populating is lettined by the speed of legic, and the frequency of impredictable branches. Stage time carrier productively grow shorter than the mer what latch more, and so this is a since for the number of stages. The MIPS 8,4000 is sometimes taken and a super-population machine. The beautiful of such expensive pipelinting is nearly only united for very figural applications, such as graphics. In these irregular appropriates, there is table performance according

FILE

Superscaler and VLIW additionates both endulin instructions level parallelism, but differ in their approach. It thereby allows factor CPI, throughput that record intervalse be provide as the same clock rate. Each functional unit is did a superscale CPI, core but an extension research within a steple CPI, such as an arithmetic large single a bit striker, or a multiplet. Superscalar CPI, thesian compliances improving the instruction discourber carries and allowing in talken, the multiple functional critis is use at all times.

Very Long Instruction Word (VFIW) refers to 2 CPL, architecture decigned to take assuming of instruction word (VFIW) refers to 2 CPL, architecture decigned to take assuming of instruction series are processor resources refliciently potentially leading to pure performance. The performance can be improved by executing different with steps of sequential instructions simultaneously, or even careful matical instructions causely simultaneously as in superscalar architectures when programs are compiled based determining the order of execution of approach assumes when programs are compiled based determining the order of execution of approach assuming the order of execution of approach assuming the order of execution of approach as a compiler.

COMPLIER AXCHURATE

what is meant by pipoline stat?


WBUT 2000

Lapper!

Agentine experience is said to have been stalled if one unit (stage) requires more time to profession in function, thus forring other stages to become life. Consider, for example, the case of an instruction false that income a cache mile. Assume also that a cache mile against from occurring. As instructions are feeched, control legic determines whether or sol a fazzard couldwill occur. If this is true, then the control legic inserts NOPs, the Operations) into the pipeline. Thus, before the next instruction (which will cause the against is executed, the previous are will be sufficiently complete to prevent the hazard. If the number of NOPs is equal to the number of stages in the pipeline, the processor has been cleared of all assuments and compressed free from hazards.

? Consider the s	ipelined execution of	those Instructions:	MEDIT SOON
	DADO	R1, R2, R3	
	DSUB	R4, R1, R5	
	AND	86, R1, R7	
	OR	RE, R1, R9	
20	XOR	A10, R1, R11	

Explain how the above execution may generate a data hazard and describe a way to minimize the data hazard state using forwarding. Modify the above example to show a case where forwarding may not work.



We have ones dered that the above pipeline technique to a five dage pupeline. The stages are feeth, decade, and contrars and wide back. In the above figure, we also show that the feeth, decade and operation is performed.

. .

Now, the data hazard will occur in 4th clock cycle, where both read and potentials operations are performed on register R.I at the same time.


operations are performed on register \$1.5 or steaming the stall on pipeline processing. The Result flowarding is a technique to improve the result is transfer to the technique to that after execution of one instruction of the result is transfer to the near technique to the after consumer to sugge directly i.e. without writing the result in the register appears transfer that result to the time interaction.

register appelled mandet that report to the register of a pipeline execution, Se, and Result Servarding may not work in case of branch instruction of a pipeline execution, Se, Result forwarding that not work in the above instruction set then result forwarding will be I there is a breach instruction in the above instruction set then result forwarding will be: not les

A Explain DNA working principle.

[MBUT 2001]

The man idea of direct memory access (DMA) is to massler data between periphoral devices and many memory to bepass the tale of the CPU. It allows perighenal devices to manife day electry from and to memory without the interception of the CPU. Having personne devices acress memory descrip would allow the CPU to do other work, which would lead to improved performance, especially in the cases of large transfers. The DMA countries controls one or more peripheral devices. It allows devices to transfer date to pe from the system's memory without the help of the processor. Bods the DMA and CPU so memory has and universe or the other can use the marriery at the states time. The DMA controller than tends a reggest is the CPL arking its parmitision to assert to tag. The CPU resures an acknowledgment to the DMA controller greating it has access. The DMA on the take count of the bus to undependently conduct memory transfer. Where the transfer is compared the UNA relinquishes its contains of the bus to the CPC. Processors the lapton DMA provide one or more again against that the hijs required can assert in per contra of the tree and one or more pulper signals that the CPU asserts to indicate it. has reimposhed the bus. The figure below shows how the DMA controller shores the



A DMA compiler by its source register. A word court register, and a control register. The antisens repose commission address that specifics the memory secution of the data to be transformed. It is broadly possible to have the DMA controller outcommissily CA-19

generall the address register after each word mareful, so that the next transfer will be gon the next memory location. The word count register holds the number of wire is to be parallered. The wind count is decremented by one after each word transfer. The control partients specifies the transfer mode. Direct memory access data transfer can be performed basis mode, or single cycle mode. In bury made, the DMA controller keeps course of pelus until all the data last terrafemal to (from) memory from (to) the peripheral derive. This made of transfer is rected for test devices where this transfer current be gapped until the emire truster of dance in single-cycle mode jayole stealing), the DMA carelle reliminates the has after each ransfer of one this word. This minimizes the must of time that the DMA Controller keeps the CPU from controlling the but, but if paperes that the two inquires better wholes required to performed for every single natified This overhead can result in a degradation of the performance. The single cycle gode is preferred if the system causes the more than a few cycles of added interrupt knewy or if the peripheral chaires can parter very large accounts of data, causing the DetA continue to tie up the bus for an excessive amount of time.

3. What are the different pipeline hazards and what are the remodles? [WIBUT 2009]

Discuss data hazarda briefly.

Augmen.

In computer architecture, a leasent as a potential problem that can happen in a pipelined piperson. There are opically three types of basaids, data borands, branching basaids,

and described baseds. instructions in a pipelized processor are performed in several Stages, so ther at any given connections in a pre-second being control and instructions may not be complised in the tere several measurement occur when two or more of these simultaneous (possibly out of acasted order. A hazard occur when two or more of these simultaneous (possibly out of order) tremestives creffed

 Basta hammet.
 Dota hazarda occar when due is modified. Ignoring potential data hazarda can result in Data hazarda occur when you is makines, ignoring potential data i face conditions. There are three structures a data hazard cur occur in:

- e constriors, mets (HAW) An operand is modified and road soon after, thecause the Read after Welte (HAW). An operand is modified and road soon after, thecause the fire, including our bare finished willing to the operand, the second instruction tree, including the second instruction.
- operand themselves the season white may income all sea the season white may income all seasons are seasons.
- may incorrectly set the user content value.

 Wette after 'taylar (WAW): Two instructions that write to the name operand are performed. The first one found may finish second, and therefore leave the operand with as instructed in this factors can be identify a factor of the operand.

with an incorrect man has become can reside in memory or in a requirer.
The operation invested in this become can reside in memory or in a requirer.

the operation is another a part of the processor's hardware is needed by two or A processor's hardware is needed by two or A processor's hardware is needed by two or A processor's hardware in the court of a manufacture is a processor of a companion of the program were to constitute of the court of the c

Receive they are executed in parallel, and because branching is typically along frequening Receive they are received in paramet, and imputation, and writing to registers). It is quite a comparison program counter-related eventuation, and writing to registers), it is quite a companion program country (that the computation instruction and the branch isometre will both require the ALL of the same time.

iii. Brasek harnett Brasching hazers (also known as coeffel hazards) occur u ben the processor is told to iii. Branch harnedt Branching hazers (and second or the street than jump from one part of the instruction branch i.e., if a certain condition is true, then jump from one part of the instruction breach it is the person occasion, to the next instruction sequentially. In such a case, the greats to another the economic whether is should process the next instruction (when it processor caused on an annual contraction of this cast result in the processor doing that in stage to some in a distant modulation.) This cast result in the processor doing LETWINES INCHES

to Use 8-bit Z's complement integer to perform -(3-(-11).

IMBUT 2009]

[WINUT 2009]

ANIMAL

4: - Hotold:

-11 - 11110011

=4)+(-13)+111001000So diseard carry and the result is \$100,000 i.e. the 2's rumpiament of \$6.

11. What do you mean by pipeline processing?

Ameri

Puelining refers to the technique in which a given task is divided into a number of subtests that need to be performed in sequence. Each subtest is performed by a given functional unit. The units are connected in a serial fusition and all of Count operate interested to the use of podining imposes for performance compared to the raditional organization of tasks. The figure below shows an illustration of the basic difference between executing four subtacks of a given instruction (in this case teaching F. decoding D. cancerner, E. and writing the results W1 using papelining and sequential processing.



mar are instruction pipeline and entheretic pipeline?

(WBUT 2009)

to indication pipeline we incompare used in die design of computers system to increase an maraction throughput. The fundamental later is at split the processing of a computer Application into a series of independent steps with storage or the end of each step. The pire ples used in instruction pipe ining cas be used in order to improve the performance decompanies in performing a threater operations such as add, subtract, and multiply p a groupe of there is several numbers of instructions. There are five steps to execute an estriction and the steps are:

i. Felich

ii. Decode

iii. Operand letch

. ly Estatute

Write back




Fig. batterious pipeline stages

The streams of instructions are executed in the pipelists in an user appeal manner.

Clot gale 1 2 1 4 5 6 fe m in man D D OF IL WE

Ľ E 10 01 E VE 9

Pipelining and by applied to gridystatic operations. As an example, we also use floating Pipelining and be applied to an arrange the floating-point odd and has several eague-using add pipeline in Engine below. The floating-point odd and has several eaguepeyeds Abpe 3.00 Sounds + Egure Floring poors add epsiline unger

- Copyed: The target stage narrations the florating-point numbers into the three field: Copyed: The target field, and mantices field. Any appearal coace such as new-andre 260 field; and are infinitely and detected thring this stage.

 The target aligns the binary neares of the two enteresses by right-suitting the stages which entered the mantices are aligned to the mantices.

 The target stage aligns the managed mantices.

4. Normalize: This stage picks the three fields of the result after nonnalization use Normalize This dage place the latter death formal. Any output exceptions are rounding into the IEEE 754 floating-point formal. Any output exceptions are detected dames this stage.

13 First 2's complement of $\{1.68\}_{\rm c}$ represented in 16 bit format.

[WBUT 2008

 $\{1.4.9\}_{\bullet}$ (roose open hang total):

7's complement of (0000 0001 1010 1011); is

(1111 2110 624: 0101).

14. What are the officers factors that can affect the performance in a pipelined system? Officers like between WAR and RAW hazards. [WBUT 201m] America

Pipelving achieves a reduction of the average execution time per instruction. In the serve that pipeline can perform more instructions per clock cycle. This can be viewed in two 9865

Becausing the CM. Typical way in which people view the performance increase

Decreasing the cycle time (i.e., increasing the clock rate).

Pipelining increases the CPU instruction throughput Pipelining does not decrease the esecution time of an individual instruction. It increases the execution time due to oughest (clock skew and pipeline register delay) in the control of the pipeline.

14	Land to the second
TAR	hauards

- Juvies to write a destination before it in 1. I price to read a gather pattern fraction I, as j end by i . so i incorrectly gent the new
- WAR hazard is eliminated by regions resawing of all the destination registers exhibite these was a parelies read or write for an earlier manaction.
- WAR hazard if
- Dill' Rijyes For example
- 1. 84 KI KT 2.83 - R1 - R2

If we are in a downer that there is a character of a character of any be completed before if (i.e. with concurrent recognises) we must entere that we do not more the result of resulter 3 before if has had a charact to four the operar

RAW betrends

- incorrectly gets the unit value.
- RAW hazards are avoided by executing an repression only when its operands are rvallable.
- 3. BAW hazero if
 - Ritir (Dij) # Ø
 - For comple:
 - O RA · KZ · RJ

The first instruction is calculating a water to be saved in register 2 and the accord is going 30 use this affec to compute a rough for register 4. However, in a pipeline, when we felch till operation for the line operation, the results, from the first wall not yet have page street, and heart we have a tien dependency.

15 "Instructions execution throughput increases in proportion with the number of pholine stages." Is it true? Justify your statement. [NRBUT 2012, 2015] MBUT 2012, 2015) USPET:

Againing refers to the technique in which a given task is distinct into a number of physics that need to be performed in sequence. Each submisk is performed by a given Regional unit. The units are corrected in a senal faction and all of them operate projured sequential execution of positions in a sense resources of a sense resource and or mem operate projured sequential execution of positions consider the resources of at tasks (instructions) ging n-stages (smile) pipeline. We assure that the unit time $T=\ell$ units. Then the Bregipped U(n) is malantindial

in the no. of tasks executed per unit time. So, from the above equation, if we increase the number of stages in a pipeline trake increase the throughput of the pipeline.

is. For the code segment given below, explain how delayed branching can help:

11	LOAD	R1, A
17	Deò	R1.1
13	BrZero	R3, 13
14	Add	R2, R4
	Sub	RS, RE
15	Store	R6, B

agewort: Instruction 12 performs "Dec R3,1" and 13 performs "Bruero R3,15", So, both 12 and 13 restriction is performs they really asset a personnel broaden (0.17°, 50, 60th is and is modify the register (0 at the same time. So, delayed branch actually first modify the rature of R3 by "Dec R3,1" fees update the value of R3 by "BrZens R3,15".

17. For the following code show how loop unrolling can help improve instruction

Loop 1: H	A is the starting address of array location
	R1 holds the initial, address of the element
	R0 ← R0 + R2, R2 is a scalar
D: Add RO, RI	
D : Store RD A P	go to next word in Army of doubles
ila . Add Ri I	whose address is 8 bytes earlier
IS PINE	[WBu1 2013]

Answer:
Answer:
Pipelining (as are partial money are instructions in casted instructions for the cast and money are instructions in casted instructions. Level one. Answer:

Pipelining can greated mortal assorts instructions when they are independent of one pupilining can greated mortal assorts instructions is called instruction-level parallelism smaller. This polytopher can be evaluated as parallel. The simplest and containing the public parallelism smaller. Pupelining can offer all moving among manuscripts is called interaction-level parallelism arapter. Take proposal or in the evaluated in carellel. The simplest and more continuous till. Plustee the judgement of parallelism available around interactions in to exploit way to interact pressure of a cour. A loop is parallel unless there is a cycle in the parallelism arises pressure of a cycle means that the dependencies give a partial parallelism arises for the course of a cycle means that the dependencies give a partial capabilism is give for a Stanton II took the value assigned in the previous identical capabilism is a stanton. CA-15 mile



by statement, 12, so there is a loop-carried dependency between 11 and 12. Despile this by enterior, it, so more a a responsibility for the dependency is not circular dependency, this loop can be made parallel because the dependency is not circular.

18. What is pipeline chaining?

Asswer: Figures chaining is a linking process that occurs when results obtained from one pipeling Pipeling chairing is a triking process that occurs and interferent interior all pipe. In order exacts are directly led into the operand registers of another functional pipe. In order exacts set are directly led into the operand registers of the memory and can be used even before intermediate results do not have to be reduced into memory and can be used even before intermediate results do not have to be resulted permits associative operations to be instead as the vector operation is completed. Chairing permits associative operations to be instead as the vector operation is completed. Chartering permits and the desired functional pines are soon as the flest result becomes available as an operand. The desired functional pines and soon as the flest result becomes available as an operand. operand registers must be properly reserved; otherwise, chaldring operand one have to \$4 supported until the demanded resources become available.

19. Compare between Control-Flow, Data-Flow and Demand-Driven mechanism. WBUT 2015

(The Control-Flow Architecture is a Von Neumann or control flow computing risely) Here a program is a series of addressable instructions, each of which either specifies as along with momenty locations of the operands or it specifies conditional imaginor compiles arms other instruction. The next restriction to be executed depends on what supposed foring the execution of the current instruction. The reconstruction to be executed is posted to and prigatered by the PC. The instruction is corruped even if some

of its operands are not available yet.)

Out to Describe model, the executation is drives only by the availability of operand. There is no Program Counter and global updateshie store. The two feedures of non Vetaman model that become betterecks in explaining parallelists are missing in these flow



A demand drawn across mechanism tumpelson lagic appearant at each program capable of scoring and of a shared communication channel for enabling across to a secreted cosponers. The logic appearant focuses departs from all programs on that if one programs weeks accoss to the channel is will be enabled immediately appear an inactive.

1908 in me chaine. If two or more programs simulationally seek access to the channel. the logic appearable establishes a priority order between them, thereby grading access to the causality order between them, thereby grading access to the cate or the priority ordering is based in part by the stem by of the graphen and enabled, to thereby assure presently order allocation among the programs ?

30 Draw pipeline execution stagram during the execution of the following petructions:

AL R1, R2 R3

ADD R1, R3, R4

118 RS, R3, R7 field out the delay in pipeline execution due to data dependency of the above princtions.

ARMET! we have considered that the above pipeline technique is a five stage pipeline. The stages we feeds, decode, read, execution and write back. In the figure, we also show that is, which clock palse what operation is performed.


The operations of the instructions are.

R 4-R3 R3

R3+ R3-R4

34 + R4+1

So, from the above introduces, we can say that no data hazard will occur in the pape line The instructions are not repeatest at each other. So, normal pipeline execution will cecur.



21. How "Reserved to 8 Table" helps to study the performance of papeline [WBUT 2014]

CA-17

Answer:
There are two types of pipelines state and dynamic. A static pipeline can perform only only only the can perform there than one for the pipeline. There are two types of pipelines state was against an perform there than one function of proclams a time whereas a dynamic pipeline can perform there is no function at the whereas a dynamic pipeline are in the pipeline are in our landion is a time, whereas a dynamic paperns, a large of a pipeline are in use for a since A pipeline reservation table darks when stages of a pipeline are in use for a since A pipeline reservation table darks when stages of a pipeline are in use for a a true. A pipeline reservation table states is represented by a rine in the reservation perfection function. Each stage of the pipeline is represented by a rine in the reservation table is in turn broken into collusions, one per clinck table such row of the reservation table is in turn broken into collusions, one per clinck table, each row of the reservation were the total number of time units required for the eacher. The number of orbitals that some value V is inoutr. The market of orlumes makenes on the collection of the same stage S is in use at the applies to perform a particular fraction. To indicate that some stage S is in use at the row and column. applies to perform a parameter transmission of the row used column in the table ten by at X is placed in the interest of represents a reservation table for a starte preserved with their stages. When whetaling a static pipeline, bony collisions between appetre with their stages, when screening to be avoided. With a flynamic Papeling of the stage o defects spin due not a parameter transfer different functions to be present in the apprint at the same time. Therefore, criticions between These data must be considered as well to with the state signifier, however, dynamic pipeline scheduling begins with the

22 Consider the execution of a program of 450g0 instructions by linear physics processor. The clock rate of pipeline is 25 liths, Pipeline has five stages and one extraction is issued per clock cycle. Neglect pipelines due to branch instructions

complaint of a set of forbidden lies from lunction reservation tables. Next the collision

regres are obtained, and finally the sale diagram is drawn,

it Calculate the speedup program execution by pipeline as compared with that by

it what are the efficiency and throughput of the pipoline processor. [WBUT 2018]

Threater we get use:

n = (5.00) ingliactions of tasks

1 25 Mark · Mary

hand processore!

$$\frac{\text{(ii.The Speedup (S_{i,j}) = }\frac{T_{i,j}}{T_{i,j}} + \frac{skr}{k_1 + (s-1)r} + \frac{sk}{r + (k-1)} - \frac{(15.000)(5)}{24.052,(00-1)} + \frac{75.000}{15.004} = 4,599}{15.004} = 4,599$$

$$1 \log_2 p_{\text{total}}(7) = \frac{p_1^2}{4 + (p - \gamma_1)} \cdot \frac{(15,000,25)}{5 \times (15,000 - \gamma_1)} \cdot \frac{175,002}{5,004} = 24,99,440p_7$$

Long Answer Type Questions

paratis a pipeline? After the following reservation table:

	1	2	3	4
\$1	X			X
52	A Ver	X	0.00003	-35
83			X	700

was down the forbidden latencies and Initial collision vector. Draw the state page of the period of the pipeline. Find out the sample and greedy cycle and git, if the pipeline clock rate is 25 MHz, then what is the throughput of the paying? What are the bounds on MAL?

Amner:

speciming is a technique of splitting a sequential process into sub operations being parate of different segment that operates concurrently with all other segments. An expection pipeline is a technique used in the design of computers to menage their issued in a free glipal (the number of instructions that can be executed in a unit of time). Epolating assumes that with a single instruction (SIMD) concept successive instructions

a a program sequence will everbe in execution. A non-pipelize architecture is inefficient because some CPU components are idle white ancher mutult is active thing the manufact cycle. Pipelining dues not completely causes out alle time in a CPU but making three modules work in parallel improves


Processors with pipelining are organized inside into stages which can semi-independently work on separate jobs. Each stage is organized and linked into a blash on each stage's catput is inpursal to enother stage until the jub is done. This organization of the processor

allows overall processing time to be significantly reduced infortunately, not all instructions are independent in a simple pipeline, completing an manufacture, not an insection. To operate at full performance, this pipeline will need to connection may require a season of the first is completing. If 4 instructions that 4 was appeared independent main chiefs while the first is completing. If 4 instructions has a consequent independent and the Egy restriction are not available, the pipeline out of the separation of a delt or wasted clock typic into the pipeline until the corned toget must upon a formationly, techniques such as forwarding can significantly dependency is resolved. Formationly, techniques such as forwarding can significantly dependency is response. Spling is required. White pipelining can in theory increase training the cases where spling is required. White pipelining can in theory increase nation the carry was unpipelized one by a factor of the number of engre (assuming the performance over an unpipelized one by a factor of the number of stages), in natity, most code does not clock frequency discussed with the number of stages), in natity, most code does not allow for alcel execution.

2's part: Lochiddes attacks means the lateness that cause entream. Here the lochidden latency

CA-19

es i. The initial collision vactor is 102 The state diagram is given below



Simple cycle (2) (4) (1.4) (1.1) and (2.4)

Greaty evelor (2)

1841 2

Throughout # 25 MIPS

1 pperforma - 7 regibored - 7

2 at What do you make by "Data flow Computer"?

b) With simple diagram, explain Data flow architecture and compare it with control flow architecture.

c) Draw data flow graphs to represent the following computations:

IIX=A+B HT-MB

HEZ-A'X

NI NEZ X

Advant: [WBUT 2008, 2014]

at they fire computer is a large, very parterful compute, that has a matther of processors at the time terminer is a large, serv percental compares that has a manther or processors off physically when together with a large arround of memory and backing storage. Such sense they have been taken as they for compares the serv processor are a large number of takes at the last feet storage with the manther intensive applications such as dense storage with the manther through the simulation. Numerical calculators for the simulation of rates the manufacture was conducted asing a date-flowas were appreciated with view the materials hourse and simulating. Numerical scalars for the invalidation of ration processing a were conducted using a data-flow-approvement processing processing a data-flow approvements there is the data-flow computer with approvement there is the data-flow computer of approvement state of the data-flow computer of the material species of MAPS incident appears to the assault medium size computer of the conduction of the data-flow computer of the d approximately made resident transportation of the assert medium size companion of the contract of Mark intelligent contracts as for second Contracts in a few second Contracts of the contract compating process was realized many or apage doplay directly connected to the me may

n. Nefer to Quarties Vic 19 of Short Invers Type Quantiens.

CA 20

COMPLTER ARCHOIC (



hig: Data Flow graph for the above computation

). What is floating point arithmetic operation? Explain all (addition, difference, perturbication, difference, difference,

A floating-point (FP) number can be represented in the following form: $\pm m + b$ Where we is the manuscraph of dispresents the fraction part of the number and is normally appropriated as a highest binary fraction, a represents the exponent, and b represents the base (radix) of the exponest.



Floating-Point Arithmetic Addition/Submerture:
The difficulty in adding two FF compete stems from the fact that they may have different free difficulty in adding two FF competes, their exponents must be equalized, supposeds. Therefore, before adding two FF competes, their exponent must be fact, by the matrices of the name of the name of the point of the point of the point of the name of overa required administrative floating Point numbers.

1. Compare the regularies of the two exponents and make suitable alignment to the number with the gradie regularies.

2. Perform the additional description.

3. Perform annulisment by winting the most.

2. Perform for additional by mixing the remaining memory, and requiring the resulting.

1. Perform complianted by mixing the remaining memory, and requiring the resulting. 1. Per force segments

executed:

1. Segment | Complete adding the two SP comblets

1. Segment | Complete red to a server to be alligated to 0.0010 * 2*

1. Adjusted | Adjusted to a server to be 10.0000 * 2*

1. Adjusted Adjusted to the food section bed 10.0000 * 2*

2. Adjusted Adjusted the food section bed 10.0000 * 2*

3. Notificial adjust the food section bed 10.0000 * 2*

3. Notificial adjust the food section bed 10.0000 * 2*

CA-21

Pleating Point Arithmetic Multiplication

Finating-Point Arithmetic Manupacation

A greenal algorithm for multiplean on of EP numbers consists of three Point, Wegs. These

I Compute the exponent of the product by adding the exponents together

Maltiple the two marries as.

Narrottee and round the final product

Example 1 on oder multiplying the two FP manbers

X = 1 500 + 2 and 1 - - 012 + 2

1 Add exponents in the

2 Mahiph martissas: 1 800 * - 1 010 = -1,010000.

The product is \$ 0000 * 2

Floating-Point Arithmetic Division

A peneral apportion to the sum of 1 P numbers consists of three basic stops:

Compare the exponent of the result by subtracting the exponents

2 Thirde the manifest and determine the sign of the result.

3 Normative and round the resulting space, if necessary,

Consider the division of the two FP numbers

\$ = 1,0000 * 2" and \$ = -0.000 * 2 1 Subtract exponents - 2 - (-1) = -1.

Diside the marrissas. (1.0000) | 1.1.0100) = -0.1101

The result is 40 101°2"

4. Consider the four stage pipelined processor specified by the following diagram:



The pipeline has a total evaluation time of six clock cycles. All successor stages must be used after each clock cycle.

i) Specify the reservation table for above pipelined processor with ele columns and

in what are the fortedden telencies and the initial collegion vector? Draw the state

(i) Determine all simple cycles, greedy cycle and MAL.

In) Determine the throughput of this pipelined processor, Given clock period as 10 pages 10 [WBUT 2010]

```
gife furbidaes Latency is (0,4)
  the Dipeline confision vector (100010)
69K | 100010
 geschas State 2 (100 HIII) after Deyele
 gendies State 1 ( 10 010 ) after 2 cycles
  Reaches State 4 ( 100010 ) after 3 cycles
 gendres State 1 ( 100010 ) after 5 cycles
  Roiches State 1 (100010) after 6 or more cycles.
 9#12 100110
  Reaches State 5 (101110) after Leycle
  Readings State 6 ( $150000 ) after 2 cycles.
   Rouches State 1 ( 100010 ) after 5 cycles.
   Reiches State 1 ( 100010 ) after 6 or more cycles.
  5ax 3 | 101010
   Reactes State 7 (1.10)10 ) after 1 syste.
    Reaches State 4 ( 110010 ) after 3 cycles.
   Reaches State 1 (100010) after 5 cycles.
    Reaches State 1 ( 100010 ) after 6 or more cycles.
   Saue 4 : 1:0010
    Reaches State 3 (101010) after 2 cycles.
    Paraphes State 4 (11,0010 ) after 2 cycles.
    Reaches State 1 ( 100) 10 ( when 5 cycles.
    Beaches State I (190010) effect or more cycles
    Stre 5 : 101110
     Reaches State 8 (1111(5) after 1 cycle.
     Reaches State 1 | 125010 | after 2 cycles
     Reaches State 1 ( )00010 ) after 6 or more cycles
      Reaches State 4 (10010) after 3 cycles.
Reaches State 4 (10010) after 5 cycles.
Reaches State (10010) after 5 cycles.
     Sate 6: 1110 (0
      Reaction State 1 (100010) with 6 or more cycles.
       Sizze 7 - 1 (0110
Respice State 6 (101,416) after 2 eyens
Respice State 1 (100010 ) after 5 cycles.
Respice State 1 (100010 ) after 6 or more cycles.
Respices State 1 (100010 ) after 6 or more cycles.
      State 7 110110
      State 8 : [111] [1990] 6 | after 8 cycles.
Reaches Spate 11 [1980] 6 | after 6 or more spales.
Reaches State 11
```

There are & rather in the state diagram,

MILLIONS COOK IT TO MA. 2

is 1.1% throughout a true pipe and moves at 11 Talls (1.2) = 0.025 districtions per

5. a) What do you mean by MNX? Offerentiate a data flow computer from a control

bit all some potential problems with data flow computer implementation.

c' With simple diagram explain data flow architecture

di Draw data flow graphs to represent the following computations:

6 . F. J

m(8. 198

N 5 - 5 - 4

1 . 7 . 41.15

[WBUT 2011, 2013, 2014]

1 mare

at MMA recording is an expension to the little Architecture HAA designed to improve per source of malionery and communication algorithms. The Pennium processor with VALV. Jamestee is the first microprocessor to implement the new instruction set. All WWW 2 to 1202 a super citizens 12 cache than their non-MMX counterpairs. The and process with MAX implementation was the design of a new ideocated, highwith the MMX pipeline, which was able to execute two MMX instructions with tion was longer changes in the existing units. Although adding a pipeline slege improves transmiss, it recreases CPI performance i.e., the longer the pipeline, the more work done speculative's by the machine and merchine more work it being thrown away in the case. of States Tub-production.

The control flow computers are enter comprocessor or parally processors architecture. In a pricesor system the naturally are evertise sequentially and this is called compelgives mechanism at partial processors system control flow computers use shared memory is parallel electric therections may cause side effects on other instructions and due to shared memory in control flow company the sequence of execution of investment is controlled by program counter register

The last the compared are below on a case droom mechanism. The fundamental a fireface and the salar execution is conventional computer is order program-flow contributed on a called on a support a distant by the data internal just ability-


by the data other medianous not require any slared themory, program counter and and the entire term of the charles call an appeting of sendy instructions and to enable for Line Septem Systematics and less executed

er 5-pa - their are one indicators give helps. Now we tractle those instructions

W. 1. b. c 6 : 0 print to 8 do KEI 2 - 1, - b, 6-4-6 L = C - K-1

below

est y the above example, there are three instructions in the "for loop" and the "for loop" is orpad c.k. pouted I times. So, total 34 instructions will be executed. Suppose, each aid, multiply put the sale operation requires 1, 2 and 2 clock cycles to complete respectively. The data Box grath is shown in the figure below, for above instructions



The above instructions can be consided within 14 clock cycles as down in the figure

1 5 F 3 6 7 F

Tig. Data error executes so a 4 proposes distallary computer in 14 cycles The duration multiple completes the execution in the cycles. If all the external table interpretation is an and at most for The duration multiples can compress our execution in 14 cycles. If all the external inputs are available, institution 6, e., as and 9, are all ready for execution in the first imposs are available, their magnitude concentration of at b. a. and a second concentration of a b. a. and a second concent inputs are soulable. Increase on e.g. in and it, are all ready for execution in the first inputs are soulable that trigger the execution of a. b. a. and a scanning tree code 4. These Cycle productions are shown in figure above. The contract code 4. reports of the produced start images one execution of at bit at and at starting most cacle 4, there exists of the free characteristic contribution in figure above. The neighbor of in the last one fire data drives to be dependent on all the previous at 5.

The disadrices chare possesses are shown in figure about to produce the beginning time to 12 centre about to produce and resident time to 12 centre above and the trace that to be appropriate on white previous 2's.

In product, the previous time is 3 cycles along the critical paint ab 2 cycles. The chain the control is described in control of more difficult to implement and more control of the chain that a control of the chain that the control of the chain that to present a transfer on a cycles along the critical pair abit one of the chair. The theoretical is duration in trace difficult to implement and may recall in longer reaction of accordance to the training community partners by all trace and in longer accordance as compared to the critical community partners of the contract of the co The treatment is constant, in more collected to implement and may result in medical expectations in the conference operations performed by all processors, we then

COMPLIER APCINTECTOR

ECPULAR PUBLICATIONS



E. a) What is the difference between Computer Organization and Computer Architecture? L. It many
Architecture?
It is why does the equation to calculate the CPU-time of a program office expressed to the obsessor?

[WBUT 2972] til Why does the equation to carpeter the CPU-time of a program often explainted in borne of everage CPI of that processor?

[ABLIT 2912]

Stropped by a new architecture. If the enterprocessor is usable only for 50% for the time, what is inaction of the bree must enterprocessor by usable only for 50% for the time, what is inaction of the bree must enterprocessor by the do so heavy an exercise of the bree must enterprocessor by the do so heavy an exercise of the bree must enterprocessor by the document and the contract of the bree must enterprocessor by the document of the bree must enterprocessor by the document of the contract of the bree must enterprocessor by the document of the contract of the bree must enterprocessor by the document of the contract of the bree must enterprocessor by the contract of What are the efficient approaches taken by pipeline processor to handle be structured? Briefly discents any two approaches?

OR,

OR,

ORDER

ORDER [WBUT 2012]

Apriler:

O Difference between Computer Organization and Computer Architecture: [WBUT 2014]

- Deals with all physical components; of creatables systems that inversels with each other to perform various functionalities.
- The lower level of computer or per ratios is known as unique relative to thick is The lower level of comparer or parameter is known as environmental from from detailed and comments with the programment of Originational stributes the bades Handward details transparent in the programment with an comment detail and periginated.
- Computer architecture
 - Refere as a period saturdance of a revision to their 21 programmer
 - Refere gate server advantages of a system is over 25 programmes.

 Examples of the Architectural emission for had the increasion set, the storof bits and to represent the data types layer (Adpet storbusium and technique for advantage managers).

A Performance analysis should help answering questions such as low (ast can a crossion al legislated using a green computer in order to answer such a question, we need to persons the trace bases by a computer to execute a given jub. We define the close cycle pergram for time between two consocitive rising (traiting) edges of a pencer, lock (32) Cleek cycles allow counting unit computations, because the storage of equation results is synchronized with rising (rading) clock edges. The time required properties job to a computer is often expressed in terms of clock cycles. We denote the general a property company is one) expressed in terms of clock cycles. We denote the pattern of CPU clock caches for executing a job to be the cycle trans (CC), the tycle are the CPU children of the CPU children of the contract that the expressed is CPU time = CU > CT + CC).

there is easier to enem the number of intunctions executed in a given program as compared to counting the number of CPU clock typics needed for executing that occurry. Dierofice, the average number of clock cycles per instruction (CPI) has been seed as alternate performance measure. The following equation shows how to compare the CPL

CPI - CPU eleck typics for the program/ Instruction could CFU time = Instruction count & CPI x Clock cycle time

 ϕ Seq. (see fractions of the time tract ensurement is used to achieve an executi specular "

** 4 1 16.6

di-One of the major problems in decisating at instruction popular is assumed a steady. These of instructions to initial target of the popular. However, 1 v. 20% of instructions in an according to the problems of the proble on assenting-level speams are provided an extractly executed, it is impossible to determine a treat adultion. Until the instruction is obtainly executed, it is impossible to determine whether the branch will be taken or rul

A marginer of techniques can be used to remissible the impact of the branch tractuer on title Miningle winners:

Replicate the leafur purpose of the papeline and fields had possible most instructions. trench penulty)

- Replicate the terms, or memors are popular and received possible historiest element of memory consented Ways support craftiple exempts for each anti-action in the physicist for the historiest series. Muhicle wrows

- Many support many.

 Profess have a support of the s When the branch proportion is recovery bears to feeth the branch turber instruction and place in a second profess, buffer and place in a second profess, the respectful insurantees are directly in the pipe, so there if the power performance is a perfection of the profession of the p
- If the bracks is parameter an executive improcessing the clients in the pipe, so there is not parameter to not parameter to not present the control of the (this banch is timer, the text transaction has been preferabled and resum in minimal banch speak (speak text) there to make a manney read speakering at the end of the branch on Rech the transactions.

CA-27

- . Loop buffer: Look ahred, but behind huffer
- Many conditional branches operations are used for step control.
- Many conditional hearths, operations at the last few instructions executed in addition.
- to the one; that are warring to be extensive. If buffer is hig enough current corp can be held in it, this can reduce the branch.
- Broach productive
- Course processes to a stack managers will be executed these are stand that one
 - door the pipease. Since guesses, make the guess support considering the runtime history of the steer guester, make the growth district always taken. Proof of based on for undonger Denote present trace the houses of conditional branches in the program 6 Delared broach
- Visionic rie brand peraty to finding calid instructions to execute in the pipeline while the branch identity is being proofted.
- to a remine to improve personnence to automatically restnanging instruction within a program, so that branch more competent later than actually desired
- Consider is tasked with researing the instruction sequence to find enough independent materialism to first most the pixeline after for branch that the brough

7 a) What are the major burdles to achieve this ideal apeed-up? b. Discuss data hazard briefly

c) Discuss braffy two approaches to handle branch hagards

of parameter a setting pipeline that complete of instruction Fetch (IF), instruction Decode (ID), Execute (Ex) and Write Back (WB) stages. The times taken by these stages are at an ID on 110 or and to a ID on 110 or and the ID on 110 or and ID on ID on 110 or and ID on Decode (ID), Execute (Ex) and write Back (Will) stages. The times taken by shoke stages are 36 ns, 50 ns, 110 ns and 90 ns respectively. The pipeline registers are netured after every otherine stage, and such of these pipeline register consumes it as easy. What is the speedup of the pipeline under ideal conditions compare to the corresponding non-pipelined implementation?

[WBUT 2012]

as we define the spandup of a co-dage interaction processor mental equivalent non-

to stool of noted the the manufacture appearance of the for a cook, in other words, the maximum special, that a figure pipeline can principle as 8 k, where k is the number of using in the pase. The macroom speedup is never fully scheroidly because of data espendencies retweet it success, intempts and other type a

by A data forest is attended an extract them in dependence between instructions, and they by a case receipt the pre-market Canad to Prefine, or other recularing of the described we may be received the pre-market transfer of the prefine of the recularing of the described we may be received to the prefine of the described we may be received to the prefine of the described we may be received to the prefine of the described with the prefine of the described to the received to the prefine of the described to the received to the prefine of the described to the received to the prefine of the described to the received to the prefine of descent of the descentions we may present way a valled propose under that is the and the the manufacture while provide in it executed sequentially one in a lattice as

garated by the original source program. There are their types of this located

Road After Write (RAW) hatundr

god fair raised a the most common type is appears when the next instruction was to (non-2 sources before the previous indirection writes to it. So, the real instruction of the interior, bit waste such as an operand is modified and rend according to the modified and rend according to the contraction. go the properties may our cave limited entire to the operand the second estimation cay the incorrect data.

write After Rend (WAR) wagards:

with board appears when the real naturation writes to a destination before the previous graction resolving in this case, the previous reduction gets a new value incorrectly such B 1904 or operand and writes soon after to that same operand. Receiver the write may less frished before the read, the read astruction may incomerny get the new witten


Write After Write (WAR) Augurds:

WAW data hazard is situation when the next transition tries to write to a destination before a previous instruction writes to it and it results to changes door in the woong order No preparations true write to the same spend of performed. The first one issued may frish second, and therefore leave the operand with an incorrect day value. No the results of WAW hozains are:

Pipeline Latency

historication effects are completed before next operation begins

di Branch hazario secce when the processor is told to branch in the citiz censir condition is but, and then jump from our port of the instruction proom in provides - nor necessarily is the next suggestion sequentially in such a case, the procureous career tell in advance where next institutions requestion to women year the processor content tell in advances whether it double process the head induced to be a many induced bases so move to a death agreeties). To consider by brack people, but in course tendence or that we water any princip to tomate the branch target allowed and under the PC during the secreté espe.



There are from no house to prove a branch leavant as describe indirec-

eg are ton relation to proceed president in a strategy in no highest trefriteering design. Broated profession barres president in a strategy in no highest trefriteering design. Brease's production and the second of the se for ministrate an applicant of code, it does this in allowing each instruction to prompte an absolute formation of one application of the code of the perputer to the performer one above the by allowing each instruction to condition the performer programs to the performer one above the best the control of the performer programs. conditionally gain force in the way around the back that persons of a magnetic field to particle of a magnetic field that he had been also been been a magnetic field to be subjected and persons of a magnetic field to be subjected and persons of a magnetic field to be subjected as a magnetic field to be subjected as a subject to be subject to be subjected as a subject to be subject to be subjected as a subject to be subject to be subjected as a subject to be subject t

CAUNTER ARK, HIT

POPULAR PUBLICATIONS

needed in total, privided the architecture presiden predicated instructions. While this necess in some persons are considered in general, it will if the duriths and its first block, their and the first block, of code are short enough. It possible in order to classifi a system has briefly production, most or all of the instructions must have this ability in Parting conditionally based on a predicate

Deligned Branch: A branch delay instruction is an instruction immediately fellowing a creditional branch reduction which is executed whether or not the branch is been The branch delies size is a side-effect of pupelined architectures due to the branch The branch delies take in a partial would not be resolved until the instruction logworked to way through the psycline A untrole design would itsert stalls into the positive after a branch enstruction until the new branch target address is computed papeline after a mases annual country. Each speek where a stall is inserted to considered one branch delay slot. The delayed branch always executes the nest segments instruction, with the branch taking place after that one instruction delay.



Fig. Snamion of cortril mageds

d) I stal time required for each instruction in the pipeline 50-10-60-10-100-10-80 - 300 ns

So, the upondup " (Tome per restruction or non-pipelose machine) No. of pipeline stages) 3304 - 87.5

of What do you mean by multiple lease processor? Briefly describe the VLW processor architecture.

FWBUT 2012]

superaceter processor and V.L.J.W processor? sepose your program consists of 2500 instructions. The proportion of different

at suppose your program consess or zone instructions, the proposed of distructions is the program is at follow:
Deta transfer leastruction 60%, arithmetic instruction 30% and branching related instructions 20%. The cycles consumed by these types of instructions are 7, 5 and 18 respectively. What will be the execution time for 1.4 GHz processor to execute

eding and Communic are the two single-ionic techniques that allow nut-ofa) Scorebo order execution. The multiple-issue processors are supersorar and VLIW (very link distriction words processes. Made of leaders seasons purpose microgrocessors are loanor so more supericular often with an ordinated Intravelly achieve, VI.W is the choice for most signal processors. The tasser logic characters the warting instructions in the instruction window and unsubarrecessity stages, (assert) a market of instructions to the FUs up to a maximum loose bandwidth sac beveral instructions can be isseed p Recent high performance processors have depended on Instruction Level Paralle grant action of high execution speed. If Proceedings achieve their high performance. grang multiple operators of execute in parallel, using a combination of compiler at grante techniques. Very Long instruction Word (VLIW) is one particular style of processor through that tries in achieve high levels of instruction level parallellar my control and instruction worth composed of multiple operation. The long instruction action of multiple commiss of multiple arithmetic, logic and control operators can of which would probably be as individual operation on a simple RISC processor. The of the processor concurrently executes the set of operations within a Mult Op thereby affecting instruction level parallelism. The mentalists of the article charges the generalists, history, mass and the future of such processors. We now than the Defect at paralle processor used in this section to give the mader a feet for VI.IW architecture and pagramiting. Though it does not exist in mality, as features are derived from these of general existing VI.IW processors Figure I shows the architecture of the VI.IW peodsor

DOWN tie VIIW authantens

I'weekned ank

Two leadyness units.
Two leadyness units.
Two leadyness units.
Two leadyness units.
Two simple ALDs flat perform into subtract, shift and logical operations on 64-bit numbers and perform 12, 16 and 8-bit numbers. In addition, these units also support numbers and perform a perform multipleation of 64-bit imagers and One complete ALD that care perform multiply and divise on 64-bit imagers and One complete ALD that success packed 32, 18 and 5-bit performs brong), call and comparison operations.

CA-31

[MBUT 2013]

Superstates Proceeds a A superstate procedure of the environmental control of the phonon control of the phono	sub-situated in the partial such operation
Supercolar archaectures racked all formers of applicing but its address deer can be seened a constitute of a constitute o	are particular for "any" instruction. + After one netrout on his been farched alpha particle. - Are tenderate to receive for constant detection of particles as. - The worder of execution problem a values the computer can paramethy analyse the whose program is order to carrier particle appears one.

@ Number of that transfer restrictions = 2500 * 50% = 1250 and total no. of cycle consumed = 10:0° (= 2500)

Number of antiment instructions = 1500 ft 30% = 750 and total not of cycle consumed. 7610 0 - 1750

Number of branching related insumments = 2500 * 20% = 500 and local no. of cycle conserted = 500° 10 = 5000.

Total circle cycle consumed for 2506 instructions = 2500 (350) 5000 = 1250

Frequency of the processor (/) = 4 GHz. So, clock period (7 = 17) = 25 as

The execution time for a 4 GHz processor to execute this program: 25 * 11250 = 2.81,45

What do you understand by instruction pipelining and unithmatic pipelining?

With pipeline scheduling is necessary and how it is done?

[WOUL 2013] [W0UL 2013] Aurer:

I' Part.

Refer to Question No. 12 of Short Amount Type Questions.

3" Part:

Populare instruction scheduling run, he date einer befein in other register allocation of both before and after a. The adventage of during it before top after allocation is that this results in maximum paralleless. The results marage of norm it before appear allocation is that this can result in the representational a recolor; the use a runnber of registers rescreeding ther scalarly this will rate within each to be mercued which will reduce the performance of the section of cone maps store

If the inclination being schemical has not upon, objustice that have potentially illustraconfuraments (the process of antiques of artificial physical for an experience of the shedded register affinization. This second scheduling peoperal also improve the placement of Mar. Pfill code.


shall he the cooler that register allocation then there will be false repercercies paliced to the tagester allocation that will until the arround of instruction makes · gaine by the achaduler

, 1 peline ofpatiring lechnique. Assume a 4 stage pipeline: prich: Read the instruction from the memory prode Decode the instruction

forcule: Execute the instruction Mrks: Store the result in destination location

Drin' the space-time diagram for pipe integ

Archive is an emplanentation technique whereby multiple instructives are overlapped in per over that's seep in the sipoline (cylind a pipe stage) complete a pan of an ROUT OF



Instruction Fairly Cycle (IF): Is this eye'r CPU with the address which is held by

Instruction: Forth Cycle (IF): It this sport CPU words the address where is held by resignan market (FC) to the metrory. Then fetch the current indirection from metrory and update the except of PC for the near marketons.

Instruction Decade Regular Fresh Cycle (III): It this spale CPU became the instruction last regions for the professor file and performs the sureline section of a second content of the second conte Inspection Decaded spine Free Cycle (fills in this cycle CPU decreased inspection and inspection miles of the register file and performs the equality rest on the registers are reached from the positive file of the manufacturer case it is for a specific reach. The positive frame largest address by adding the agreent rated decreal and compared to positive frame largest address by adding the agreement of the positive form.

describ to the temporary of the content of the second of t Formula (Effects) Address the man eyels. If note execution eyels the M. species, for the appropriate present in the man eyels. If note them is referred in the manufacts, the cruite appropriate explain address or if a in Register ALU adds to both a manufact to form the openion agreement by the M.U. occode for all and a propriate explains the manufacture to the explains the explains the manufacture to the explain the explains the explain the explains the explain the explains the explain the ALTI adds to the ALL performs the opening address or if it is Register found to the ALL opening the opening of the ALL opening the form of the ALL opening the form of the ALL opening the form of the form of the ALL opening the form of the form of the ALL opening the form of the for

COMPLTER ARCHITECTURE

POPULAR PUBLICATIONS

\$1/a) What is arthmetic and instruction pipeline? bi Consider the following n exation table

703	1	1	3	4
51				-77
\$7				
53		()		
54				

List the set of forbidden intercess and collision vector. Draw the state transition diagram. List all ample cycle from state diagram. Identify the greedy cycles among simple cycles. Find out missimum average latency (MAL). Find out missimum throughout of this pipeline if the clock rate is 25 MHz.

C) What are bounds on MAL?

[What is bounds on MAL?

[WIBUT 2014]

Answer:

as Refer to Question No. 12 of Short Answer Type Questions.

Lortwoden Lateranies are: 0, 5 Opeleic sollision Vector is, (1910). Greety Cycle (c. 11. 3)* Sense Dagaram is. State 1 18/0 Reaches State 2 (1)10 (after 1 cycle. Reacher State: 1 1010 rather 3 cycles. Reacher State: 1 1010 rather 4 or more cycles. Sale 2 1110 Reaches Name 1 (1016) other 3 cycles. Reaches Sease 1 + 1010) after 4 or more cycles

There are I states in the sease Gugrare, State 1 represents 1910 State 2 represents 1116

Minimal Average Latency (MAL) in . 7 Pipeline Clack period he 1 40 rd.

So, throughout – WAL Abo of surges in the populate" (into period)

1 2 12 * of x 10 1 1 25 MiPS

Lower transfer MAL . I (manepler number of fleck marks in any row of the I oper found of MAL a "=1 ") two of it's in instal collision sector !)

et Refer to Question No. 4 of Long Assure Type Questions.

ghat do you mean by multiple issue processors? graf describe the VLNW processor architecture. What are the limitations of LM? [WBUT 2014] IMPRET!

pefer to Question No. 8(a) & (b) of Long Answer Type Questions.

[g/s] What is meant by pipeline hazard? Briefly discuss different pipeline hazards. What do you mean by job colleion in pipeline processor? Show how colleions eccur in the following static pipeline.

4	. 1	2	1	4
X	3 (18	3		1
s	X		X	
5.		X	-	

g Consider the execution of a program of 20,000 matructions by a linear pipeline processed with a clock rate 40 Mets. Assume that the instruction pipeline has five steges and that one instruction is usuad per clock cycle. The penalties due to wanth instructions and out-of-order executions are ignored. Calculate the speedup of the pipeline over as equivalent non-pipeline processor, the efficiency and [WBUT 2015] Broughput.

of Refer to Question No. 17(a) of Short Answer Type Questions.

"If the number of cycles netween artistical is called the latency. The first step is to of the number of cycles water received by the diagram. A latency is forbidden a movel is because the forbidden latencies revealed by the diagram. A latency is forbidden a movel is because the forbidden and the search; the temperature is also the stage to be required during both the first and less lead to a collision. The table above the stage to be required during both the first and less lead to a collision. The take stones are using no to required during both the first and lest cycles. We carried the tay to a successful the country of the c given nearwallers table. For each time an accurate proceed from one X. We tarte about the distance between every gar of X is had near distance represents a forbridgen assert. In distance between every gar of X is had near distance represents a forbridgen assert. In the faceway see example, was Sq. according to X is which can be not distance than. The faceway see example, was Sq. according to the Sq. idea is forbridgen from a T. There are no forbreaken because by the Sq. ideas if accurate such one X. It was a first Sq. ideas if accurate such one X. It was a first Sq. ideas in the carrier and in a bit among safety a collision sector. The collision sector for our term left to right plat some at their supposition and the collision sector for our term left to right plat some at the accurate of the collision sector for our term left to right plat accurate a collision.

example as $e^{-k|x|^2/(k-1)} e^{-k|x|^2/(k-1)} = e^{-k|x|^2/(k-1)} e^{-k|x|^2/(k-1)} = e^{-k|x|^2/(k-1)}$

UA-35

COMPUTER AND IN TO

[WBUT 2016]

```
POPULAR PUBLICATIONS
```

```
1 2 1 4 5 6 7

51 X X X X
14. Consider the following pipeline reservation table.
s) What are the forbidden letencies?
```

b) Done the steps remarked outgrave.
() but at the simple cycles and greedy cycles, d) Determine the optimal constant latency cycle and the minimal average latency,
e) Let the pipeline clock period be r = 20m. Determine the throughput of the

WBUT 2015 pipelini.

a) The Fortudder Lateriors for your care 6, 2, 4, 5, 7

by the Same Dugram in a Tost Manner for your data

State 1 (40-10) (6)

Reacher State 2 (1111) (1) after 1 cycle.

Reaches State 3 (11 01101) after 3 cycles. Reaches State 5 (11 101101) after 6 cycles.

Reaches Stary 1 0001001 after Lanmore cycles.

Baseko Sorr 1 (1910) (6) Juffer from more option.

State 3 1 (2010) Reactes State 3 (11) 01 (01) after 3 cycles Raiches State 3 (11) 101 (01) after 6 cycles

Heaches State 1 (1010) 151) after X or more cycles

faces are 3 states in the state diagram.

Sease represents 1019 (10)

State 2 represents 113,11111

State 3 represents 1101:09

ch The Greeds Carle 154., Sp

d) The Marman Average Latency = 4.5.

e) Timoughous, W+(q+T)*+(1*N/AL)++(1+20++10*(4+(1+1.5)++222

C to. With the use of Arrelan's law, conclude among the given options which

ALL INCHION GYPS	Frequency	- CPI -
Branch Load	20%	
Load	300,	4
aing	10%	+i
	CA-36	-

possible improvements: granch CPI can be decreased from 4 to 3. increase clock frequency from 2 to 2.1 CHz. Sione CPI can be decreased from 3 to 2. uswer: To reprove the performance we have to calculate CPI for all cases. phe given problem, CPI= 0 4*1-0.2*4-0.3*2-0.1*1=2.1 gov. chick is 2011 - 2000 May Typ. MIPS (imillions of instructions per second) = 2 1*2500- 4200 Now in case 1, branch CP, can be decreased from 4 to 3. (P)= 0.4* 40.2*3=0.3*2+0.1*3=1.9 title thak is 20 Hz, then MIES - 1.9-2000-1800 New in case 2. Increase clock Insquency from 2 to 2.3 GHz. when clock is 2.3 GHz. MIPS((millions of instructions per second) = $2.1^{\circ}2309-4830$ Now in case 2. Store CPI can be decreased from 1 to 2 CP;= 0.4*1+0.2*4+0.3*2+6.1*2*2 The clock is 16Hz then MIPS = 2*2000 - 4000 So, arouning the gives options care? I gifty best one for improvement.

16. a) Consider the following block degrees of a circuit. Form the Reservation

The state of the s lable.

b) An instruction requires four stages to execute:

Stage 1 (instruction heigh) requires 30 ns;

Stage 2 (instruction felds) requires 30 ns;

A instruction must proceed through the stages in 4 instruction must proceed through the stages in 4 instruction what is the mistrum asynchronous time for any stage instruction to sequence. What is the mistrum asynchronous time for any stage instruction to compute 9.

sequestes. ***

complete?

c) We want to set the should we clock the placine?

[WBUT 2016]

CLASS THE VECTOR

POPULAR PUBLICATIONS

100		Tiere	-	1
- 1	t 1	1	4	5
Tritt V			X	
Lait	Y			
Lar S	1	-		
1 12.7		A		-
Las 4	A	1300	10	X

b) the minimal asynchronous time for any single instruction to complete = (10 + 4-70:100 to - 69ts

of its on up a pipeline operation, we need to construct manifesim five wages, in the appears. The stages are entruction texts, manufact decade, operant read, instruction execution and store results. We should calculate that which stage requires the highest one for execution and this amount of time we have to set for all the stages of the rivelor

> FWBUT 2005, 2011, 2014] WBUT 2008)

> > [WBL/1 2012, 2014]

[WBUT 2011]

17. Write short notes of the following:

al Pipeline Azzards b) Reservation Table

c) Brench handling in instruction pipeline

d Amdati's law and its significance

Asses

as With papelining, each instruction is supposed to stan executing or a given circle cycle. inforceasely there are cases in which an instruction carries execute at its alkelled clock cycle These situations are called pipeline forcarrie. Hazzinde further reduce the performance gain from the speedup.

- the based is a stranger which prevents to fetch the next internations in the instruction areas; from executing the ag in designment clack cycle.
 - Pioranto retuce the performance from the ideal spreedup gained by pipelining

Minichani Phatarda

Committeents

- Pazanda can make it necessary at wall too pipeline.
 - Where are retreated to maked, all followings issued later that the stelled
 - An new instructions are looked ouring the unit

Dels Harland

pull hazards may be classified as one of three types, depending on the order of a sl and gife accesses in the instructions. By convention, the hazards are manual by the order in for program that thust be preserved by the alpeline. percare three types of deta hameds can occur.

Read After Wile (RAW) batters;

LAW data hazard is the mast continentype. It appears when the next instruction to its to god front a source before the provious instruction series to it. So, the next instruction ges the excurred, old value such as an operand is modified and read soon after. Because to first instruction may not have fluided writing to the operand, the second instruction pay use incorrect data.

Brite After Read (WAR) heards:

MAR hazerd appears when the rest industrion writes mus destination before the previous instruction reads it. In fair case, the previous instruction gars a new value incorrectly such as read an operand and writes soon after to that some operand. Decrease the write may page finished before the mod the med interaction may incorrectly get the new written

Write After Write (WAH) Inserde.

AW data tenard a situation when the next instruction tries to write to a destination before a previous instruction were so it and it results in changes time in the wrong order Two instructions that write to the same operand are performen. The first one issued may firish second, and frentfac leave the approprial with an incorrect data value. So the results of WAW tazants are

- Pipeline Laires
- Instruction offeds an correlated before rest operation begins

nimetural against
A structural hazard occurs when a pan of the processor's hardware is needed by two or Structural Hearts A structural pages which time time. A structural based might occur, for instance, if a more instruction if us were present a several masses ingent occur, for instance, if a program were proportion in a program with the program of the program o program were to present in parallel, and because branching is to electively also ingaining. Because they are reserved in parallel, and because branching is to elective also ingapring. Because they are executed conjugated companion, and writing to registers, it is quite a companion, program or agreement of insurance and the house terminal or registers, it is quite a comparison, program of a pronocum and the horses regretion will both require the possible that the comparative instruction and the horses regretion will both require the possible that the purpose of the control of the communities of instructions that we will the purpose of the control of the con were to the same doct orde.

Central baseris

Central baseris

Central baseris

Central baseris

(not refer the first refer to of the testruction species to according to the first refer to one of the testruction species to according to the first refer to one of the testruction species to according to the first refer to one of the testruction species to according to the first refer Compute season of the restriction of the restrictio

he Scheduling and control are important factors in the design of medianear and dynamic by Scheduling and course are important proceedings of any time the same wage is 48ed peptings. Any time the handware is reconfigured or any time the same wage is 48ed populates. Any time the nationals is structural framed rice; exist, meaning there is the more than rice in a computation is structural framed frames the computation in the more than mice to a composition of the population of a collision is an attempt to use the same stage for possibility of a national in the paper in the form of the or the series of inputs arrive at the nation of the series of the seri two-servors operations is the serve that the pipeline will control to entranceus results for all stage structures. In the very most the details of the sical construction, the training of least one set of injects requiring the state of the state defeated stages come ever the collisions are to be avoided at all costs, when controlling a percine.

posture. How can we determine when collisions might occur in a psycline? One graphical total we there are no executive even representation is called a resorration table. A reservation table is ges a trust with new representing appears stages and columns representing time weeks iclock cycless. Marks are praced in cells of the table to indicate which stages of the pipeline are in use at which time steps while a given computation is being performed. samples; reservation table is one for a manu. Tracer pipeline, Table below is an example of

a reservation table for a fine-stage static linear pipeling.

Notice that all the marks in this simple reservation table lie in a diagonal line. This is because each stage is used once and only once, in numerical order, in performing each comparation. Ever if we permaned the order of the stages, there would be still be only one mark to such tow because no stage would be used more than once per operation. As long at this is the case, we will be able to minute a new operation in the pipeline on each clear cycle. Suggeste instead that we had a notificear pipeline. Some of the stages are used more than more per competition. This pipeline would have a reservation table as registed in Table. Notice that in this case rows 2 and 2 of the table corrects drive than one mark, depoting the repeated use of the corresponding stages.

Years ! Supr ? Year T Mag THE P

ing Reservative table for start, datus pipeline

mar. 440 3

he fearester use to our incorpance

Lateries are used between piperus stages to get Microsom. Average I alency (MAI.). An optimization technique based on utmoleging a method to search toe most purper location. of no compute datas, anches between nonlegar pipeling stages in given. The idea is to first a new cultains copies which is adaptable with popular repology and middles fail a new conservation while yielding WAI, at minutes execution time. This approach not only

reduces execution time of humbware, but also minimizes favorae cell sion vector search

, c) in practice process for branch interactions are those that tell the processor to make a decision about what the next instruction to be consider should be count or the results of greater instruction. Boards instructions can be toublescene in a pipelier if a branch is conditioned on the results of in instruction which havens yet firsted to path though the piccine. For example:

> Loop ada Sr3, Sr2, Sr1 min 516, 515, 514 equal Sri, Srt, Loop

The example above instruor the processor to add ri and r2 and put the result in r3, then subtract of from the storing the difference in the In the third instruction, buy search for hanch if equal. If the contents of r) and r6 are equal, the processor should execute the ingreation labeled "Loop." Otherwise. I should commun to the rest instruction, in this comple, the processor corner code a decision about which branch to take because

neither the value of 13 or 16 have been written into the registers yet

the processor could salk but a more sophisticated method of dealing with branch instructions is breach preficien. The processor makes a guess about which past to take if the pages is wrong, anything written into the registers must be cleaned, and the pipeline mid he stated again with the correct instruction. Some methods of branch prediction depend on steresypical beforeir. Branches pointing backward are taken about 90% of the time sace backward-so raing branches are often found at the bottom of loops. On the other hand breades painting farward are only taken approximately 30% of the time Thus, it would be logical for processors to always follow the branch when it points Thus, it were to recent it purits forward. Other methods of biaseit prediction are two backward, our re-backward, our re-state: processors fast use donatric production (step a history. For each branch and true is to stage: processes the These processes are correct in their productions 30% of the tree

of Andahi's has a a protein for the relationship between the capetical speedup of 6) And are a superiors of an algorithm relative to the sensel algorithm, trake the problem of the problem. projected improvements for remove the state when paralleled. For chample, if for prosphion the the problem over remove the state when paralleled. For chample, if for agrappion 7% as a positioned implementation of an algorithm can run 12% of the a given problem see a positionard problem while the a given process, we are transfer quality exhibits the terraining 18% of the operations are algorithm and algorithm and are algorithm and are algorithm. And are also that the maximum specular of the perutation are against a few and are that the maximum specular of the perutational terraining to the perutational are against a few as the real against involved the perutational and against the perutational are also as a few as the real against the perutational are also as a few as the real against the perutation of the perutation and against the perutation of the perutation and the perutation of the perutation and the perutation and the perutation are also as a few as a few as the perutation and the perutation are also as a few and $|s|^{2}|A|^{2}|a|^{2}$, $|s|^{2} = 136$ (respectively) as for as the non-parallel and implementation, specific fields. At |a| = 136 is a constant with the

ention 5 [6] - 3 - 4 is the control of the special particular of the special particular of the special particular of the special particular from an entire section of the special particular of the spec supply excell to a conjustion of A. H. et example, if Sith of the computation where the impose of the computation may be the impose of the computation may be the interest part has a specially on a 11 of Example. If this of the computation where the interest appear in P will be 2 is if the interest containments the portion arbeited basics at 120 ft of 2) handle is the state, that the recent speedum of applying the interest appearance of appl irracted kills.

to see how the formula was denied assume that the running time of the out computation was 1, for some unit of time. The commit time of the new computation will be the length of time the computed fraction takes to this 1. Pt. plus the length of time the improved fraction takes to this 15. Pt. plus the length of time the improved fraction takes to the for the improved part of the improved part of the improved part of the improved part of the improved part plus the final sector is speedup making the tenth of time of the improved part PlS. The final sectodap is computed by dending the old making time by the new making time, which is what the object tenth left. above formula does

COMPLETER ARCHITECTURE

VECTOR PROCESSOR

Multiple Choice Type Questions

Which of the following types of instructions are useful in handling operate vactors or sparse matrices often encountered in practical sector processing application?

[WBUT 2007]

aj Vector Bestarinstruction

c) Vector-memory instructions

In Masking instruction dj None of those

Answer: (r)

The vector stride value is required [WRUT 2005, 2011]
a) to deal with the length of vectors b) to find the parallelism in vectors c) to access the elements in religiorism density vectors of the security vector instruction

Answer: (a)

Basic difference between Vector and Army processors is as pipelining by interconnection network of register Animars: (a)

(WBUT 2010, 2014) d) none of these

4. Birde in Vector processor is used to a) differentiate different sate types a) differentiate different sate

[WBUT 2010, 2014]

b) registers d) none of those

Answert (c)

5. Armay processis prepart in a) MINO b) MISO

c) 3180

[WBUT 2013]

[WBUT 2016]

6. The vector strict seasons required
a) to deal with the tength of vectors
b) to find the positions in vectors
c) to create the elements by math-dimensional vectors
d) note at these

2. **The vectors**

1. **The vector at the vector at th

[WBUT 2016]

7. The Date of a reclosioning complience
a) to find the angle of vectors
a) to find the angle of vectors
a) to define explantful anylar instructions into vector instructions
c) to proper subject terminations
c) to proper terminations
g) it accounts where terminations
g) it accounts the proper terminations.

Answer (4)

CALL

oj spatial paralletsm d) modularity of programs

Ammer: (b)

Short Answer Type Questions

1. How do you speed up memory access in case of vector processing? [WBUT 2026, 2007]

Lair he the rector speed more and the the acclorate on ratio. For example, if the time is takes to add a vertice of \$4 straggers using the scalar unit in 10 times, the time it takes to do. release add a vector and their r = 10. Moreover, if the total number of operations in a process = 100 and only 10 of these are water (after vectorization), then f 90 (i.e. 90%; of the ways is given by the vector until it follows that the achievable specifup is:

Time w thoughts secrement. Time with the sector and

in general the speedup in

- 51 test

So even if the performance of the vector unit is extremely high (r - not) we get a speedup tes that I : If which suggests that the ratio f is crucial to performance since a poession har or the attenues speedup. This ratio depends on the efficiency of the tumplismon. Vedic instructions that access methory have a known access paners. If the vector's clearers are all adjacers, then fetching the vector from a set of heavily interleased menory have worse very well. The might alternay of initiating a main distributy access series account a cache to amornized, because a single access in not used for the endurvector rather than to a single word. Then the cost of the intency to make memory is sum only once for the effect vector father than once for each word of the vector. It this way we can speed up memory access in case of vector processing.

2 What do you mean by provined chairing? TMBUT 2005, 2010, 2013]

Modeling states to a linearing present that accurs when results obtained from our pipeline are, are directly led mustbe operand reprinters of arentles functional size. In other words, transmittene feath, do not have to be judgeted into mercury and can be used ever before the vertex operation to completed. Extrang pentitic accounted recognitions to be issued as per to the first must become a claim to an operand. The desired functional pipes and operand regions must be properly asserted offerwise channing operations have to be expended on viscous became available.

3. Discuss vector instruction format

[WBUT 2006]

ne the various types of suctor matructions

[WBUT 2010, 2014]


COMPTER ARCHITECTURE

garmer:


there are three different types of vector instructions basically basis of their mathematical

ppelor-recour hastrarthag. Then if Florest, rector registers one or more than one vector persuits enter in a furnished pipeline unit and result is send as another vector register This lyte of sexter contains it colled vector-reador instruction as shown in the prices igure below, where Va. Vo. We are different negation and it can define by the planing we mapping functions if one if.

Va → Ve and C. Vb a Ve → Va



Vector-scalar historious la reator sealor instructions the input operands of the functions; and east from scalar register and vector register both and produce a vector nutput as shown is the figure below, where Vol. We are different vector regions and Sa is a scalar register, it can also define by the following mapping function fig.




Performance improved record referency intersecting can be defined by vector load or vector gardinary for an about defined by the fundamental property and intersecting for the defined by the fundamental property bears load and 12 · V · • 24 · [vector story]

[1] More V

1.4-44

CAH



4. Decums about strip mining and vector stride in vector processors [WBUT 2008, 2012]

Neare lengths do not offen correspond to the length of the vector registers. For charge vectors, we can use a vector length register applied to each vector operation. If a vector to to macrosed has a length greater than that of the vector registers, then semp-mining is, med, whereby the original vector is divided into equal size sugments, i.e. equal to the size of the votor registers and their segments are processed in sequence. The process of stop storing a usually performed by the compiler but in some architecture it could be done by the hardware. The strip mixed lemp consists of a sequence of conveys.

The vector elements are endored to have a fixed addressing increment between successive elements called as stude or skew distance i.e. It is the distance separating elements in seemon, that will be aqueent in a vector register. The value of the stride could be deferred for different variable. When a vector is loaded into a vector register than the street will meaning that all the elements of vector are adjacent. Non-contractives comcause major problems for the memory, waters, which is based on unit shade (i.e. all the esemption are one after another in different interiors of mentory banks). Cuches deal with use since, and behave badly for non-unit strice. To account for non-unit strice, most systems have a stride register that the memory system can use by loading elements of a some register. However, the memory interleaving man not support rapid freeding. The vector strades technique is used when the elements of vectors are not adjacent

B What is vector processor? Give the block diagram to indicate the architecture of a typical Vector Processor with multiple function pipes: [WBUT 2088, 2010-short note]

Vector processors are specialized beauty pipelized processors that perform efficient operations on errors sectors and martiers of office. This coust of processor is stated for application that can benefit from a bust sugree of parallel and Register-orgistes vector processors require all operations to use registers as access and desurration operateds Menory-menory sector processors allow operands from menors to be reasted directly to the architects, unit. A could be fixed-length, one-dimensional array of values, of an ordered general exacts quantities. We are installed to provide a red defined over vectors. including addition, suffraction, and multiple given

CA-46

COMPLTER ANCHOTECTURE

A vector princessor includes a set of vector regulars for storing that to be used as the execution of instructions and a vector functional and coupled to the vector registers for executing distructions. The functional unit executes instructions using operation and provided to it which operation orders include a field referencing a special register. The greetel register combants information about the length and starting pour for each +e. for justinution. A series of new instructions to enable rapid building of image pixel data are provided.




Fig. The artifacture of a victor processor with multiple function paper

6. Explain the context of strip mining used in vector processors. Why do vector (WRLIT 7008) processors use memory bush ?

Againet:
When a vector has a length greater than that of the vector registers then segmentation of When a vactor rate a larger segments is necessary. This technique is called unp-the long vactor rate food larger in processed at a time. One works segment in precised at a time. As an example, the sector segment in the One vector superior to an account of a more one account of the sector scenarior.

One vector superior of the sector of th intent is 64 elements on a passion cannot be assigned to another vector operation. Support processed the vector specific cannot be assigned to another vector operation. Supporting to respect to the specific of available vector registers and vector chaining the specific to vector their exist according to the specific process.

priging to respect to the control reference sector, registers and vector chaining for sider. Some sector to vector reference sector in memory, the memory of a vector for a control of a control of the c To after page months in the memory banks. Interference themes associate processor a cities deaded into memory banks. Interference discount banks associate processor addresses with successive banks and the memory banks associate. processor a one-processor addresses with excessive banks cyclically. One memory access (frad patients) addresses to a section, bank taken occased that saccounter paramy action in a monthly back taken several check cycles to complete. Each of 200% left allows only one than solve to be read or several check cycles to complete. Each or seem of a common to the common to the control of the control of a single memory access, the common to the control of the co or any back appearance, but may be accessed at the same time. When the elements have made any an interference memory are executed at the same time. When the elements put more than the control of the second at the same time. When the elements of a peter should be memory bank so that one before element the reads are But a perfect the memory banks so that one vector element is read from a hank per suggested at page recovery access takes or check experies, then in elements of a vector magnifical color of the perfect of the perfect



be forcined at a cost of one memory access. This is n times faster than the same number of mentally accesses to a single bank

7. What is Vactor array processor? Explain with example.

(WBUT 2009)

a courte becomes in a becomes that has obtaine or traine fortion with our justified of by a vector processor is a presentative specify complete vectors. For example, consider the

following addingmentor: (A . H

in both scalar and opener machines this means add the contents of A to the contents of B and put the sam in C. In a scalar machine the operands are numbers, but in vector processes the operands are vectors and the instruction rimeds the modeline to compute the partition said of each part of vector elements. A processor register, usually called the vertor length register, with the processor how many individual additions to perform when a ages for vectors. A key division of vector processors arises from the way the coffiction access their operands. In the memory to memory organization the operands are felcical from memory and routed directly to the functional unit. Results are streamed back our in memory as the operation precords. In the regulary to regularly disputibation? operands are first touched into a set of winter regulars, each of which can hold a seasonable of a resister, for example 64 elements. The vector operation then proceeds by forching the operands from the sector registers and returning the results to a vector register

A Discuss different types of vactor instruction. Amour:

IWBUT 20111

There are three different types of vector instructions besically besis of their mathematical reapping as airen below

- 1. Factor-versor instruction: From different vector registers one or more than said vector operands order in a functional psycling unit and result is send to another vector. register. This type of vector operation is called vector-vector instruction as shown in the given figure below, where V. V. V. are different vector registers and it can define by the following two suppose functions it and fi-
- I : Van Wand for Van Van Va 2. Fector-scalar anatoscolor. In vector scalar instructions the input operands of the functional unit emen from seniar regular and sector register both and produce a vector cusput as shown in the figure below where V. V, are different vector registers and S_c is a scalar register. It can also define by the following mapping
- 5 8x V. V. 5. Vector Memory instructions vector memory treatment can be defined by vector head or receive state operatives between record negleter and memory, in can also defined by the following two stapping functions f, and f., f. M - V | sector load | and f | V - c M | coccur specel

Long Answer Type Question

After are the different types of vector operations? Give different made in a selor instruction. [WEUT 2005, 2013] amort:

Their are two primary types of vector operations

. Vector register operations

Victiony-memory vector operations

(In vaccon-register operations all votter operations except had and store are among the vector registers. All more vector contentes one vector register architecture, religions the Cony Research roxesson (Cros.), Cros. J. All memory-memory waster operations, all sector operations are memory to repeate. The first vector competens were : fithe type, as west CDC's extra computers.)

The wester instructions of the following types

Vector-vector instructions. (eg. MOVE Va. Vb) fl: Vi -> Vj

(to V) a Vk ... Vi leg ADD Va, Vb, Vc)

Victor-scalar instructions:

Bis a Vi -> Vi (eg ADDRI, Va, Vh)

Vector-memory instructions

(e.g. Vector Load) (e.g. Vector Store) M->V 6: V -> M

Vector reduction instructions: (6 V → 5 (eg ADD V, e) (7: V_{1.3} V) → 6 (eg DOF V₂ V_{3, 4})

Ciathor and Scatteries actives: (6 M & Va -> V) (ca pate)

19: Va s Vh -> M (ex sam)

for Vall VID - VID - order process sparse matrices rectors. The gather operation uses Gather and scales are used to access from more than a gather operation uses. Gather and scatter are personal action to access from memory "few" of the elements of a a base address and a set of industries. The watter convenient of the elements of a a base address and a set of market or assent term memory "few" of the elements of a large vector into the vector majorer. The watter operation does the appeals. The large vector into the operational essentiant of an instruction bound on a "masking" masking operations after conditional essentiant of an instruction bound on a "masking" masking operations.

2. a) What are strip printing and sector sords, in respect to vector processors?

2. a) What are strip processors and array processors are specialized to operate on b) Both vector processor rain differences between them?

[PARTIT 2006, 2010].

voctors reAnewer:

Anewer:

A) Nothing and the afferent withers produce in memory of advance elements

a) Nothing and the advance speciments by sequential for vector recovered temporary. Answers

a) North we then should be processed upon the best expected in memory of advances elements as North we then be determined from the section processors orthous in a section and a recipitate to feath expected of a vector that are not adjacent in caches, upon processors in particularly in a section and a particular is said as the whole full the distance between its two memory.

CA-49

CANCELL ASCHULTER


POPULAR PUBLICATIONS

secureur data references is a words or a double words upon. This distance organizing contents that are to be pathered into a single report is called the stride. Once a vector is loaded into a vector regions it acre as if a had braicedy adjacent elements

The sector stude, like the vector starting address, can be just in a general-purpose regions. They momentum can be used to fetch the vector time it vector register. In some vector processors the load; and stores always have a stride value stored in a register, as that rate a single load and a single store instruction are required. Complications in the names graces can occur from approxima stades present that one. When multiple accepted created for a bank, a memory bank conflict occurs and one access must be stalled. A bank conflict, and hence a stall, will occur if

When a vector has a length greater than the vector registers then segmentation of the long sector into fixed length segments is necessary. This technique is called strip-mining. Unireading segment is processed in a time. At an example, the vector segment length is 80 cements in Cres computers. Until the entire vector elements in each segment me processed, the vertex register cannot be assigned to another vector operation. Stripmining is reserved by the number of available vector, registers and vector chairing

by the SMD-1 Army Processor consists of a Memory, an Army Control Unit (ACII) and ne one-demonstrated SPMD array of simply processing elements (PEs). The figures show a 4-processor array. The figures shows the arrival image seen when the model is located



the AUS is a simple lead room in program gives a chaine, a processor. It has to permal purpose registers, a Program Courte (IV), a Condition code Register (CC) and an Induction Register (AC-IR). The Program Courter has two fields: label and offset. The litted field to mutually set to "minut, and the offset to care. The ACU also uses two other registers the Emissions Demont Instruction Register (Pa-IR) and the Processing Licenser, Countyl registers (Pak') which are glatest registers used to communicate with the Security of the Processing Exempts operate in back step, i.e. each active PL identified by the state of its PLC has obey the same hourselves at the same time. Wherever a Pl. ALC a updated by a Pl. transaction, the Pl. series the new ACC value of

after fire loaded, the model contains a pringram which reverses he only of the values greet in memory locations is and 2 of the Processing Liberary (meally it locations that of each of their memorical and leaves the results in location and high each of their perceies.

header processor is also a CPU design flor is able to our mathematical mountaints on pulpple tasts elements simulateressly. Her is it contrast to a sector processor which profes are clement at a time A common with Suitar instructions that perform guiple calculations on votors tono-dimensional arrays) amultanovally. It is used to give the same of similar problems as an array processor, however, a vactor processor. page 3 a cooler. In a liner one asi, whereas at amy processor power each element of a estor to a different arithmetic unit.

Vision junicissies and taked on a suppositionation, multiple data architecture that is distinctly different that SMD extension to replan superscalar empossors. Each vector dez path less some dez independents from the others allowing data path dependent operations. This allows coster carrol the wilds machines. Single chip vector processors at still be low power and easy to program even with eight parallel vector units. For party communications algorithms characterized by high data parallelism, sector singleinstruction mathires and up being the ideal habitet of instruction/emgromming amplicity and compactiess, while will supporting complex processing requirements and high perfer mance.

 a) How do vector processors improve the speed of instruction execution over scalar processors? Susints with an example. b) What is vectoraling complier? Why do we need it in a wester processor? **EMBUT 2015**

Arower:
a) Many perforagant opini pation schemes are used in vacuus processors. Memory backs at Many performance of the state. Such making is used to percently indicate that vector operation it people for each operation where we is less than or greater that the size of operation it people for each operation of the control of the size of the control of the size of the control of the size of the control of the control of the size operation is possible to years operate wrote use is less than or greater that the size of vector registers (years during the capitalism of lorseriting in early processors. It used in case of the dependent amount vector instructions. Special scatter and pather used in case of the dependent pather instructions are provided poellicially operate an approximations.

 b) An maliged suspike mast be excellent to describe concurrency among sectors. b) An incligation of personal with significant rewait the channel of pipelines. A personal sector personal sector instruction of pipelines. A instructions which car would specieus paralchism has in the use of sequential frequency. A vectorizing course ket lead parametering barganess with a discountial frequency. vectorizing part less less prominently barpages with each parallel construction. It is desirable to get before the stops have been record. he is desirable to an Epistemia Liu stages have been record and the development of acts of a profile of programming. The enterprise in parentheses for the development of to the property of the programming. The effective free parentheses indicates the dependence of parallel in the parallel at the contract of the parallel in the bet alles for an angular as each state.

- Perel state (A) | High-lead and as (L) (1 gg - hand as g as c (1.) Efficient chies (calc (1)) Target marks a crob (k)

The degree of parallelism refers to the number of independent operations that can be the degree of parallelan reters to the releast with well developed parallel uses languages, we should expect A > L > U > ML as in the figure below




Fig. The ideal case or using parallel algorithm

At present any parallelism in an algorithm is lost when it is expressed in a sequential high-level language. In order to promote parallel processing in machine handware, as meligen compiler is needed to regenerate the parallelism through vector salion as down in figure below.




Fig. the case of using versioning compiler and proportion language

The process to replace a track of sequencel code by vector instructions is called ventorionum and the system software which they this regeneration of parallelism is existed a vectorizing compiler.

- 4. Write short notes on the following:
- a) Boalar and vector processors b) Momory to memory vector architecture c) Vectorizing compilers
- Vector registers architecture

[WBUT 2006, 2007] (WBUT 2010) [WBUT 2010] [WBUT 2011]

[WBUT 2012] [WBUT 2014]

e Vector Stride Array processor & Vector processor Aremer:

Scular and vector processors

weeter processor is a CPU design that is able to our mathematical operations on ruftiple data elements simultaneously. This is in contrast to a sealer processor which parties one clement at a time. A computer with build-in instructions that perform pulliple calculations on verious (one-dimensional arrays) simultaneously, it is used to prive the same or similar problems as an array processor, however, a vector processor gas yet a vector to a functional trie, whereas an array processor passes each element of a escor to a cofferent a directic unit.

Victor processors are based by a single-instruction, multiple data architecture that is pistricity different than SIMD extension to scalar approacher processors. Each vector data path has some data independence from the others allowing data path dependent operations. This allows easier control for wider machines. Single chip waster processors and still be low power and easy to program even with eight panellel vector units. For many communications algorithms, characterized by high data penallelism, vector singlemutation machines end up being the ideal balance of instruction/programming simplicity and compactness, while still supporting complex processing requirements and high performance.

A vector processor for executing vector instructions comprises a plurality of wreter registers and a planaity of papetre arithmetic logic units. The vector registers are constructed with a circuit which operates in a speed equal to 2n orner as first as the processing speed of the pipeline uniformetic logic units. Either the read or the write operation from or to fix weaks registers are carried out in the time obtained by a processing each of petral the pipeline uniformitic logic arris multiplied by will

processing eyes a sealer processors. Each instruction executed by a scalar The simplest processors are scalar processor as a tens at a time. RISC opposition are in processor typically statistically included a plantific or development of the processor are in processor typically as a processor that includes a planelity of scalar arithmetic logic units this calegory. A page processor that includes a planelity of scalar arithmetic logic units this category. A seaso put Each scalar and performs, in a different time interval, the and a special families and cate days, where each days. and a special target out of the state of the same operated as a continue fract network. Each unit princides an output data from in plurality of september the unit performs the operation and provides a processed data the time interest is represented, approach time interest. the time interest is wreather, agreement time intervals. The special function unit teen in the last of the supersystem for the company of the supersystem for the company of the supersystem. teen in the last of the company on the company of the special function until provides a special function company of the provides a special function of the provides a special that provides a special function which the selected scalar unit methods and the selected scalar unit methods as the special function of the provides a special function of the provides and the provides and the provides a special function of the provides and the provides and the provides a special function of the provides and the provides a special furgion company in which the selected scalar unit performs the operation, scalar unit performs the operation, scalar with it is the passence among the scalar units. A vector processing and includes so as to evil a partie in use among the scalar units. A vector processing and includes so as to evil a partie, for eater processor, and as output orthogonal consecution. so as to evok a policy in an evolution and as culput orthogonal connector an input top hade, for culti-processor, and as culput orthogonal connector an input top hade.


h) Memory is present rector architecture; h) Memory or against rate of the word freched in stored per clock, the memory system. To maintain as a graduating or excepting this close. This is available done by creating mast, be comply both. There are specificant numbers of banks in useful for dealing with milliple present has been move or columns of data.


CA-53 hi Memory is paradry more accurate;
hi Memory is paradrian and fore word further in stored per clock, the memory system. To make the of producing or accepting this days. This is expelled down to

ECPLIAR PUBLICATIONS

In the regimes to register our times the vectors have a relatively short length, 64 in the In the regions to regions, the state of the less that or the memory to the make of the Cus 19th b. 331 the stormy that is the less that or the memory to the many case of the Line machines are much store efficient for operations mentions than three machines are much store efficient for operations mentions should be a rectors, but for long vector operations the vector registers must inneed with each seguing before the operation can continue.

Vector-Memory instruction; codes, memory instruction can be defined by execut long or vector stone operations between section register and receivery in cast also defined by the follow up two supports functions f and f





Register to register machines new commute the vector computer market, with a stumber of offerings from Cray Research Inc., including the Y-MP and the C-90.

The base processor architecture of the Cray supercomputers has changed little since the Cray-I was impoduced in 1996. There are 8 vector registers, named V0 through V7 which each noid 64 64-bit words. There are also I scalar registers, which hold single 64his words, and it address registers (for pointers) that have 20-bit words. Instead of a cache, these machines have a set of hadrup registers for the scalar and arbitrars registers. transfer to and from the backup registers is done under program normal, rather than by


lower level hardware using dynamic mentury referencing posterns.

The original Cross-1 and 12 pipelined data processing units, never Cross systems have 14. There are separate pipelines for addition multiplication, computing recipiocus, fin divide s by s. x C'as computes x41.5 (), and logical occusions. The 2xx is time of the data processing papelines is carefully matched to the memory cycle times. The memory system deliners one value per clock cycle through the use of t-way interior and memory

e) Vectorizing compilers: Refer to Quention No. 4(b) of Long Austres Type

d) Vector registers architectures:

t ach vector regimes is a fixed-length-bank upletting a single vector. Elect vector register reast have or least two read posts and use write son. This will allow a high degree of overlap among vector operations to different vector registers. The real and series ports which must at least to read pains and I write point, any conference to the functional unit



In the above figure, there are eight to-adequate vector registers, and all the functional units are weeks functional cales

units are reads as early is a vector functional unit each unit in fully pipelined and can Precent partners were the copy clack cycle. A committee in a may pipelined and can start a new operation or copy clack cycle. A committee in excited to detect bazants, in the abuse figure, there are five functional units

the states figure, same Type is a secure mornery unit that loads or stores a vector to or Vactor lead-abort only. The is a secure mornery unit that loads or stores a vector to or Vacint land-order term forth and stores are fully pipelined, so that words can be from transfer. Here, etcore looks and stores are fully pipelined, so that words can be more decreased between the years and memory with a bandwidth of one word particles.

remore between the sounds of the sound of the sound of the sound particle is the sound particle in the sound of the sound Set of spater regions are proposed affection uses provide data as input to the foreign of set of the sector lead-store unit foreign of the sector lead-store unit.

functional parts. The execution new of a sequence of vector operations primarily.

Vector Execution. repends on their factors.

reference on the last of the operand nature.

The leader security arrange the operations and

Date depositions.

Date depositions.

Date deposition is the rise of a simple vector instruction deposition on the vector length. We say contain now that is the rise of which a vector unit consumes now operated and the letters result. All modern supercomputers have vector functional urins with products the results position that can produce two or more results per clock cycle makings per like that can produce two or more results per clock cycle makings per clock cycle.

nality of Refer to Question No. 4 of Short Answer Type Questions.

Army processor & Vector processor:

Vector and stray processor, are establish, the same because, with slight and rare
Vector and stray processor and as army processor are the same type of processor. A
difference, a vector processor and as army processor are the same type of processor. A Array processor & Vector processor: dimension a vector processing and K PC is a computer chip that handles most of the processor, or certail processing with a company A vector processor complays, information and functions processed through a companion A vector processor complays. marmation are tuestions processed processed area a mariber of processing elements changes notes, because we area backers is a SIMD fide tectorism and technics is post operating in partiest. An army processor is a synchronous parallel processor processor (control processor). An army processor is a synchronous parallel processor processor (control processor). The ALU together with containing realight ALUs Each ALU contains advantage (RE). The RE. commany restings ALL's case ALL secretary element (PE). The PEs are synchronized to perform same operation same harmonics. The best processor is a scalar processor. The perform same operation advantaged by the control processes. The vector instructions are instructions are freched and decaded by the control processes. segments are review as a contain over different elements of the vector operand. These one to the nor appreciate contained in the local memories. The PEs are passive devices without voice elements are contained in the local memories. The PEs are passive devices without voice elements are contained in the local memories. instruction decoding capabilities. Vector and array processing technology is not usually used in home or office computers. This technology is most often used in high-traffic serven Seniors are ractor of storage drives designed to horse and allow access to information from several different assets at different computers located on a computer network. Scalar processing technology operates on different principles than weeker and arm processing rectivalogy and is the most common type of processing hundware used in the everage computer. A superscalar processor is a processor that operates like a scalar processor, but it has many different units within the CPU which each handle and process on unabasement. The higher-performance superscalar processor type is also equipped with programming that makes it efficiently assign data processing to the available scalar mats within the CPU. Most modern bosse computer processors are superscalar.



FLYNN'S TAXONOMY OF COMPUTER ARCHITECTURE

Multiple Choice Type Questions

Advantage of MMX technology lies in WBUT 20101 at Multimedia application b) VGA c) COA d) some of these ABWIRT (4) 2 Array Processor is present in (MBUT 2010) # SIMD el MIND di none of these Aromer: (a) [WBLIT 2010, 2014, 2014] s, which one of the following has no practical weage? at SISO by SMID c) MISO Apprecia (c) [WBUT 2011, 2016] . The expression for Andahl's law is b) S(A) = f where $A \to 0$ a) S(n)=(// effects n=440 s) S(a)=1/F when a→= d| None of these Which WMD systems are best according to scalability with respect to the number of processors?
 Distributed negroty computers b) achiuma systems.

a) nechana systems

Answer: (s)

6. Superscalar processors have CPI of a) less than 1 b) greater than 1

[WBUT 2011]

c) more than 2 dign

7. The stain markety of a computer has 2 cm blocks while the cache has 2 cm blocks. If the cache has a specialitie mapping achieve with 2 blocks, per blocks. If the block t of termain memory maps to the set [WILUT 2011, 3644] and only the cache

with use 10 of the carts

b) (R mod c) of the eache d) (R mod 2m) of the eache

[WBUT 2011]

Amount (it)

5. The vector grain pales in required to

6. The vector grain as progen at vectors

a) deal with the begin in vectors

b) first the parameter in relativishment processes the plantage in the life of the parameter in the life of the parameter in the life of the parameter vectors in structure.

Appendic (c)

2. As the bus is a multiprocessor is a shared resource, so there must be some reachanism to resolve the conflict. The algorithm form the below reinformed is not a coeffict resolution sechnique.

[WBUT 2016]

a) state priority algorithm

a) the priority algorithm

d) Datay Chaining algorithm

(Approximately algorithm)

Assert: (a)

Short Answer Type Questions

1. Drocess Flyns's classification of perallel computers.

[WEUT 2006, 2007, 2009, 2010]

Describe Flynn's classification of computer architecture.
OR,

[WBUT 2012]

Explain in brief with next degrams the Flynn's classifications of computers

[WBUT 2013] [WBUT 2018]

Explain Flynn's class

America

the bar classifications defined by Flynn are based upon the number of consument refraction (or control) and data spears, available in the arth-recture; ingle terraction, Single Data atream (SISD)

security consister which explirits no parallelism in either the instruction or drie rears. Examples of SISO architecture are the traditional unit processor modifies like o Cor ald rainfrages



ingle Sauruction, Multiple Dana stream (MMD)

rege transporters, remarke transporters of the property of the computer which exploits making due grants against a strate instruction stream to offers operature which may be remainly parallelized. For example, an array processor



COMPUTER ANCHORED UNE

Multiple Instructions, Single Data stream (MISD)

pulsely instructions operate on a single role stream. Uncommon meditecture which is generally used for fault laborate. Heterogeneous systems operate on the same data species and must agree on the result. Fazirples include the Space Shuttle flight control





Fig. MISTI Architecture

Multiple lastraction. Multiple flats streams (MIMD) Multiple advantas procesus simultaneously executing different instructions no

different fax. Darbated system are generally recognized to be MIMD architectures. enter exploiting a region and memory space or a distributed memory space.





2. Implement the data routing logic of SIMO architecture to compute

 $s(k) = \sum_{i=1}^{k} A_i \text{ for } k = 0,1,2...N-1$.

(MBUT 2008)

machenium in 8980 array processors? [WBLJT 2015] or of 8 PCs, the sum S(k) of the first is components in a [WBUT 2015] Why do we need marking machinism in E is as SMD away processor of 8 PCs. the vector A is desired for each it from 0 to 7.

Let $\mathcal{X} = (A,A,\dots,A')$. We seed to compute the following and throughput.

$$S(t) = \sum_{i=1}^{n} A_{i,i} (s_{i+1} + a_{i+1}, ..., 7)$$

Discuss how data-routing and masking are performed in the processor.

[WBUT 2016]

Massing technique for a SIMIT processor is capable of masking a plurality of individual sachine agentone within a single indraction incorporating a plurality of operations. To accomplish this each different machine operation within the instruction includes to number of masting his which address a specific location in a mask regioner. The mask register includes a mank bir hank. The mask location adverted within the mask register is means ANDM with a mak content by a order to catalrish whether the processing closers will be marked or disabled for a particular conditional sub-nucline which is

We show the execution details of the following vector instruction in as server of N promoting elements (Phot to illustrate the necessity of data equing in an array primares). Here the new 3(b) of the first is companions in a vector A is preferred for each is from it.

Now A. (Ac. A., Ac.) So the following a communicate me.

$$s(k) = \sum_{i=1}^{n} A_i \text{ for } k = 0, 1, 2, N = 1$$
.

These is vocate settinguishes can be compared recurringly by going directly the following

soliter the constant of the state of n. It is the first own in Region 1. At the state of n is the figure below. At find each n = n and added to A_n , which the resulting own $A_n + A_n$ is R_n , and added to A_n , which the resulting own $A_n + A_n$ is R_n , for 1 = 0, 1 = 0. In step 1, 1 = 0, in step 1, 1 = 0, in step 1 = 0, in the last column of the figure below.




Fig. The calculation of the number of $g(k) = \sum_{i=1}^{n} g_i$ for k = 0,1,2...N-1 in an SIMD machine

 A 56 Nits precised was used to assests a program with the following instruction min sale peep cycle counts:

Instruction Type
Instruction Data Traveler Floating archivetic antheritic 4000 2 Branch Calculate the program. (WINUT 2011) Appetri Welson CPU time a last stice. Crest (III') * Clock pre instruction (CPI) * Clock Cycle Time Sew. M. COT (000)

where, I_i = Number of times the i^{th} instruction is executed in a program. CPI, + Number of clinck cycles for the ith instruction.

The average value of circle Per Instruction (+ "Y",) is given by,

$$CPI_{\sigma} = \frac{\sum_{i=1}^{n} CPI_{i} \cdot I_{i}}{K^{*}} = \sum_{i=1}^{n} CPI_{i} \cdot \frac{I_{i}}{K^{*}}$$

where $\frac{I_{i}}{RC}$ —frequency of occurrence of I^{*} instruction in the program,

$$\frac{CPO \operatorname{time} = K^+ CPI_p = 0.07}{K^-} \frac{1}{CPC \operatorname{time} = 10^5} = \frac{Closet}{CPI_p = 0.07} \frac{\operatorname{rate}}{CPI_p = 0.07} = \frac{Closet}{CPI_p = 0.07} \frac{\operatorname{rate}}{10^5}$$

(4. What is the instruction level paradeligm?

[MBUT 2014]

instruction-level paralleless (ILP) is a measure of how many of the operations in computer program can be performed simultaneously. The potential country arming chase is called instruction level parallelism. A goal of compiler and presurence designen is to identify and take advantage of as much III.P 45 pussible. Ordinary programs are opically written under a requestial execution model where instructions countries are after the other and in the order specified by the programmer. If P allows the apiles and the processor to overlap the execution of multiple instructions of even to age the order in which instructions are executed.

Long Assuer Type Questions

as, recourse sharing and loter processor communication. eers and multicomputer based on their

A multicomputer comprises a number of you Negettens competers, or modes, linked by an entergoneration memory. Each computer executes its own program. This program may access local memory and may and and recover messages over the norwork. Messages are used in communicate with other computers or, equivalently, to read and write namete used in communicate was outer computer or equivalency, to read and write moments in the idealized services, the cost of sending a message between two nodes is independent of buth node location and other network traffic, but does depend on message


A defining attribute of the multicompanier model is that secesses to local (owne-model A defining attribute or the intercompanier resides in one accesses to local (owner-mone) memory are loss experience than accesses in remote (different-mode) memory. That is, mad and write are less courty flow send and receive, lifence, it is desirable that accesses to local data be more frequent than accesses to remote data. This property, called locality, is died fundamental requirement for parallel software, in addition to consumency and

Another important class of parallel computer is the multiplicatesor or shared memory MIMD computer. In muniprocessors, all processors share access to a common memory. appically via a bus or a hierarchy of bases. In the idealized Parallel Random Access plachine (PRAM) model, offer used in theoretical studies of penaltel algorithms, any processor can access any memory element in the same assume of time. In practice, calling this architecture usually invokuous some form of monory hersecby; in particular, the frequency with which the stored memory is accessed may be reduced by storing copies of frequently used data items in a cache associated with each processor. Access to the cache is much limiter than access to the shared memory.

2, a) Describe the distribution and shared memory model of \$800 architecture.
b) Draw the block diagram and explain the functionality of processing element.
[WBUT 2008]

a) There are two types of SIMD computer models are described below hased on the menumy distribution and addressing scheme used. One is Distributed Mensury Model and another is Stared-Mersory Model. Most 5854() computers use a single control unit and distributed memories, except for a few that one associative mamories. The instruction and of an SIMD computer is decoded by the array control unit. The processing elements (PES) in the SIMD army are passive ALLI's executing instructions broadcast from the

Discributed-Memory Model: A distributed-memory SIMD computer consists of an array of PUs which are controlled by the same array cremto) unit, as shown in Fig. 1.



CA-43


Program and data are leaded into the control memory through the hard continuous erreprairs and that are remote the wife for decoding. If it is a scalar or program control.

An instruction is sent to the control unit for decoding. If it is a scalar or program control. operation, a will be directly executed by a social processor attached to the control unit, if operation, a writter directly executed operation, if will be betweekees to all the PE's for

parallel execution.

Partitioned data sets are distributed to all the local memories attached to the PFs through a vector data bas. The PEs are interconnected by a data-routing network which perforase over-Pt data communications, such as shifting, permutation, and other resting operations. The data-routing actions, is under program control through the control unit. The PEx are onehroused in hardware by the control unit. Almost all SIMD machines built today are based on the distributed memory model. Illiac IV, CM-2 are examples of Distributed Money SIMD architecture.

and-Memory Model: In Fig. 2 we show a variation of the SIMD computer using dured memory among the PEA. An alignment network is used as the inner PE memory communication perwork. Again this network is controlled by the control unit. The alignment network must be properly set to avoid access conflicts. Some SIMD computers use bri-slice PEs i.e. Shared-Memory Model, Example, DAP610 and CM / 200,



b) An every processor is a synchrotous parallel computer with multiple arithmetic Ingio ontio, called processing elements (T1). The PEs are synchronized to perform the same

COMPCHER ARCHITE




Fig. 3 Careposents of a Processing Flament (PE)

PEs can esphijd an appropriate data musting mechanism. Each PE consists of an ALU. with registers and local sectory. The PEs are interconnected by a constrouring network. There are set of local reperers and fluor. A. D. C. and S. are present in a Pt. The data making register is R. addinis register is D. and a local index represents t. When data transfer prooms occurs in Pix then contains of the data rouning register is transferred

 What is the main difference and similarities between multi-competer and
 What is the main difference and similarities between multi-competer and
 What is the main difference and similarities between multi-competer and Multiprocessor? She the archit shared markey respect of MIMO. [WBUT 2011] OR.

Briefly discuss with profitections.

[WBUT 2012, 2014]

OR. [West 2012, 2014]
What is the difference and similarities between multi-comparier and multiprocessor?

Amount

A possible ranked a cultar the multicorepose assers. A multicorepose control to produce the control of the control of

amount of time. Dumples of the class of machine include the Silicon Graphics

Challenge, Sequent Systemetry, and the many multiprocessor workstations. MIND mattels contacted multiple data is a technique to achieve parallelism. Machines using MIMD have a number of processors that function asynchronously and independents. At any time, different processors may be executing different instructions as different bases of data. MINIO machines can be of rither shared memory or Included receive comparies. These classifications are based on how MIMID processors. acres metron. Stated memory nuclines may be of the bas-based. Distributed memory machines my have hypercase or need interconnection schemes. MIMD machines with shared numery have processors which share a common, central memory. In the simplest tom, all processors are attached to a bus which connects them to memory. MIMID machine, with hierarchical shared memory use a hierarchy of bases to give processors access to each other's memory. Processors on different boards may communicate through ever audil haves Buses support communication between boards. With this type of architecture, six machine may support over a thousand processors.

4. Why do we need parallel processing? What are different levels of parallel ing? Explain [WBUT 2015]

Appress:

in computers, parallel processing is the processing of program instructions by dividing there arrang multiple processors with the objective of naming a program in less time. In the carried computers, only one program run at a time. A computation-inconvine program that took one hour to not and a tape copying program that took one hour to run recould take a total of real boars to run. An early form of parallel processing allowed the interiorised execution of both programs together. The computer would start an I/O operation, and while it was wasting for the operation to complete, it include execute the processor-intensive program. The total execution time for the two jobs would be a little

Levels of parallel processing.

We can have parallel processing at four levels.

i) lastraction Level: Most processors have several execution units and can execute averal instructions (usually machine level) at the same time. Good compilers can reorder restructions to manuscure instruction throughput. Often the processor itself can do this. Madem processors over paralleliar execution of micro-steps of instructions within the

a) Loop Lovel: Here, consecutive loop densities are carefulates for parallel execution. However, data between subsequent sermons may reserve parallel execution of instructions as loop level. There is a least factor for parallel execution at loop level.

(ii) Procedure Level: Here parallelism is available in the form of parallel executable procedure. Here the design of the algorithm plays a major tole, her example each thread is Just can be spread to tune function or method

 Program Level: The consulty the responsibility of the operating system, which rues processes amounterely. Dellarent program are obsidually independent of each other. So purallelians can be extracted by the operating system or this level

CA-64


COMPUTER ARCHITECTE

write short notes on the following: Array processor WMX Technology HCN-2 machine Phynn's classification MENTE:

[WBUT 2005, 2007, 2010] [WBL/T 2006, 2006, 2007] **(MBUT 2008) INBUT 2011**]

Array processor:

the SIMD-1 Array Processor coassis of a Memory, an Array Control Unit (ACU) and he pie-dimensional SIMD array of simple processing elements (PEs). The figures they supprocessor array. The figures shows the initial image seen when the model is loaded



The system operates on a two phase clock. In clock cycles in which they are active, each unit executes its internal actions in the first phase of the clock and sends out a result packet in the second place. The Morrory, for example, reads an instruction or operand in the first phase and sends its output to the ACL in the secured phase.

The ACU is a simple hadronce register-register arithmetic processor. It has 16 general purpose registers, a Program Counter (PC), a Coralition code Register (CC) and an purpose registers. A (AC-18). The Program Counter has two fields: label and offset. The unstruction regions (via "main" and the offset to zero. The ACU also uses two other label field is initially set to "main" and the offset to zero. The ACU also uses two other label field is remany as a Elegant Instruction Register (PE-IR) and the Processing registers, the Processing and the Processing registers, the processing (PEC) which are global registers used to communicate with the Element Control register (PEC) which are global registers used to communicate with the Element Control regions: the Professing Elements operate in lock step, we each across PE. SIMO Across The Professing PEC but observe the course step. SIMO Army. The process is PEC bit) obeys the same instruction at the same time, idetermined by the state of its PEC bit) obeys the same instruction at the same time. idetermined by the same time.

Whenever a PE ACC is updated by a PE instruction, the PE sends the new ACC value to

each of its neighbors.

When first leaded, the model contains a program which reverses the order of the values. When first leaded, the model 2 of the Processing Elements (headed). each of its reighbors. When first leaded, the man and 2 of the Processing Elements finalially in locations 0 and held in memory locations and leaves the results in location 1 and 1 held in memory (restores) and leaves the results in location 1 and 3 of each of their 3 of each of their refunites) memories.

b) MMX Technology is an expression to the late! Architecture (EA) designed to improve MMX individual and communication algorithms. The Pertium out in the first individual and the first individual b) MMX technology is an exercise to the Architecture (IA) designed to improve MMX technology is the first microprocessor algorithms. The Pertium processor with performance is the first microprocessor to implement the new technology is the major processor underlying. MMX transfer of malipuous tran communication algorithms. The Pentium process performance of a fee first microprocessor to emplement the new instruction set. MMX Technology is the first processor architectural improvements.

operation of more recomment. The MMX Personal improvements over the non-MMX Personal The MMX sectionless contains of several improvements over the non-MMX Personal Operation of MHX Technology

There are 57 new micrograces we restrictions added those have been designed to microprocessors. there are 2. Incompany of the most efficiently. Programs can use MMX handle voted audio, and emphical data most efficiently. Programs can use MMX evaluations without charging to a new mode or operating system visible state

New 64-bit releged data type is also added to MMX Technique. A sea process, Single Instruction Multiple Data (SIMD), resides it possible for one

menutipe to perform the same operation on multiple data items.

The nettern cache on the microprocessor has increased 32 32 KB, meaning fewer scense to began the wolf the muniprocessor

All MMX chips have a larger internal L.I cache than their non-MMX counterparts. This improves the performance of any software maning on the chip, regardless of whether it senally uses the MMX ope, fir resentations or not.

The Pressur processor with MMA diplementation was the design of a new, deslicated high performance MMX pipeline, which was able to execute two MMX instructions. wid moonal top, changes in the existing units. In addition, the design goal was to stay on the encouprocessors performance curve. With the addition of new instructions, the instruction decade topic had to be modified to decade, schedule and issue the daw instructions at a rate of up to two instructions per clinck.

To simplify the design and to meet the core frequency goal, the pipeline of the Personn processos w MMA was exceeded with a new pipeline stage Hength decode). In order to market and improve the CP (Clock per Instruction) of MMX technology is that to rest fications that increase the Cloud, Rate.

Esecution Time * (No. of instructions). (CPI). (Clock Cycle Time)

in, issues my the Clack Bate decreases the Clack Cycle Time, which in turn decreases Execution Time So. in order to marriage Clock Rase, the WMX Pentium designers need to See and climente were boulenecks. The two emper bouleracks were the instruction second and the data gathe access. So they taked to its the decoder contenents first. Here Wir instruction that eyes old Subape pape like Fetch, Decoded, Decode2, Execute,

To specifiches up a 6th stage was maked to the pipe i.e. Prefetch. A queue was also sodes, between Ferch and Decoals 12 decouple frences, Surnow on animotion looks like: Prefetch, Fetch, Decodel, Becodel, Forcute, Weite-Back as shown in the figure to machine territor is rebulanced to take advantage of the extra clack cycle




Fig. Block dagram of the Persiam Processor with MMX sectionings

Attenuels adding a pipelite stage reproves frequency, it decreases CPI performance, i.e., the longer the pipeline, the more work done appealatively by the machine and therefore more work is being thrown away in the case of branch miss prediction. The additional pipeline stage costs draws and the CPI performance of the processor by 5-6%.

e) CM-1 machine:


The CM-2 was SIMD architecture based machine. The PEs in the CM-2 was capable of performing bit-serial arithmetic. The control processor, or sequencer could decompose as bit operation, for example, into 8 PF nano-instructions. The CM-2 provides the mechanism for the programmer to assign PEs to groups that will execute at different times. This fractionality is achieved through the use of PE instruction marking.

Although the PEs and the IF, module floating point accelerator provide extensive Authorige use Case for the programming paradigm was still imited to SIMD. The CM-2 processing capation. As proceedings through the use of systematic inclusion of errordistinguishes treated for the state of the s detecting one area. Commented in a peak processing space of around 10GJ lops.

The CM-2 is people of adversing a peak processing space of around 10GJ lops.

The CM-2 is expected.

The CM-2 yacking provides the hypercube connections between different processing elements (Flat). The PEs were degenized into modules each laying 12 PLs. Wathin a cleaners. elements (PEs). The personne organized into to 16-PE with with each set having its own given models, for personne sixen set use stand many many and personne sixen set use stand many and many the personne sixen set use stand many and the personne set used to be set used to given models, for the pip within a given set use obtaind memory to communicate with one router made. All the pip within into their respective local memory to communicate with one router node. All the ruse into their responses local eremones. Each router node another by writing takes into their responses local eremones. Each router node scatter by writing in the hypercube. One interesting feature of the muters was that they represented a tertage for racisage combining for messages a impact of the muters was that they are the contract of th represented a settle for message combining for messages with the name destination, provided special elecation for message combining for messages with the same destination, to the contemporaries of the mixture of the contemporaries of the cont provided special exercises that have been memories of PEs within a green medical matter. In addition to the continued control intentions directly across the new green medical, the In addition to the communications directly derived the wires of time to percente. The CM-2 also support patiented communications directly derived the wires of time to percente.



Flyes's Incorporate is a categorization of computing systems based on the number of instruction streams they have and how many data streams there are, instruction streams, suggests squares and independent paths of control and state; each instruction stream loss ns own program counter, and as own registers. Data streams in the other hand unply independent pieces of data. A vector of multiple pieces of data may comprise multiple data streams, and independent memory values that are handled currentments, may also comprise separate data streams. Each of the two attributes, instructions/Data, may be classified as Single Multiple, yielding four systems possibilaties as illustrated in Figure 1.

Dura	Instruction Spean	
Strang	Single	Multiple
	SISD	SIMD
Multiple	MISD	MIND

COMPUTER ARCHITECTURE

MEMORY

Multiple Choice Type Questions

1. A computer with cache access time of 100 ms, a main memory access time of 1000 ms, and a bit ratio of 0,9 produces an average access time of a) 250 ns

b) 250 ns

c) 100 ns

c) 100 ns

resput 2007, 2010, 2014]

Answers (c)

d) none of these [WBUT 2007, 2010, 2014]

2. Consider the high speed 40 ns resmory cache with a successful list ratio of 60%. The regular memory bee an access time of 100ms. What is the effective access time for CPU to access memory?

[WBUT 2007, 2008, 2019]

pl 52 ms

a) 60 ms

a) 70 ms

d) 90 ms

3. Assuming a Rain memory of size 32 k = 12, Cache memory of size 512 = 12 and block size of 1 word, the addressing relationships using direct mapping would be [MRIIT 2007]

a) tag field = 6 bits, index field = 9 bits c) tag field = 7 bits, index field = 8 bits

b) tog Reid - 9 bits, index Reid - 6 bits d) none of these

Associative memory is a
 a) pointer addressable memory
 of content addressable memory

[WBUT 2008, 2009]

b) very cheep me d) sive memory

ABREST: (8)

s. The principle of locality justifies the use of a unbertipts b) Polling

a) interrupts

[WBUT 2008, 2009] AT Cache memory

August (6)

S. How many audiests bits are required for a 512 x 4 memory?- (Aveut 2004, 2004)

7. Assertis a system whate man memory is of size 18K = 12 and cache memory is of size 1K > 12 for a direct mapping system which abstract is correct?

of size 1K > 12 for a direct mapping system which abstract is correct?

of size 1K > 12 for a direct mapping system which abstract is correct?

Of size 1K > 12 for a direct mapping system which abstract is correct?

Of size 1K > 12 for a direct mapping system which abstract is correct?

OWBUT 201-11

OF Size 1K > 12 for a direct field is 3 bits

of page 31 bases

CA-TE

EQPULAR PUBLICATIONS

6. In observoe of TuB to accress a physical memory location in a paged-memory system have metry exercisy accesses are required? [WBLIT 2012] at 1 4 2 ct 3 dt 4 Auswer: (b) 2. A direct mapped cache elemony with in blocks is nothing but which of the following set associative cache elemony organizations? [WBUT 2012, 2015] a) 6-way set associative b) 1-way set associative c) 2-way set associative d) is -easy set associative. Apprece: 141 to, in which type of memory mapping them will be conflict miss?

4) direct mapping b) and associative me c) associative mapping d) both (a) & (b) [WBUT 2013] b) set associative mapping 11. Wrough address space can be divided into some fixed size at segments by blocks __e| pages [WBUT 2013] d) none of these Larent Lit 12 Which is not the property of a memory module? a) recision b) consistency c) cap [WBUT 2013] c) capability di locality 13. Effective access time $\{T_{ac}\}$ of memory is given by [WBUT 2014]

07. - Y

one of these

Assessmitt

14. The complex optimization lactrique is used to reduce at cache miss penalty 6 cache miss rate (MBUT 2015) d) none of these Ammer: (b)

15 The cache contenence is a potential problem especially at in saynchronous parallel algorithm execution in multiprocessor of in synchronous parallel algorithm spaculate in multiprocessor of in asynchronous parallel algorithm speculate in data flow mic of in synchronous parallel algorithm speculate in data flow mic

is a computer with cache socies like of 100 ns, a main memory access time of 1000 nts and a hit ratio of 0.5 produces an average access time of [PARSUT 2016] 3) 260 ne bj 290 ns c[180 ne d] 30 ne

Short Answer Type Questions

A Consider the performance of a stein memory organization, when a capte return han accurred as [WBUT 2007]

a clock cycles to send the address

24 clock cycles for the access time per word

at 4 clock cycles to send a word of data.

Eedmate:

The miss penalty for a cache block of 4 words.

b) The miss penalty for a 4 way interleaved main memory with a cache block of 4 words

To find a single word from more memory, the processor weedex 4+24-28 cycles.

Since, size of the main memory block-one of the cache memory block

to find 4 words it may memory processor access it one time and it takes the whole bleck to eache.

So, miss parally = 4× 28+4 = 116

For a 4-way inter in-eal memory, the 4-words be present in 4 different banks.
So, the first 4-cycles, all the addresses are activated and the time required to med = 24.

Let, it requires a clast excle to send a word of data.

So, the 2021 rate penalty = 4+ (20 + 4 = 4) = 44

2. What do you must be many memory interloaving? In the system with pipeline processing is the restory interleaving season? If you copies why? [WILLT 2009]

Answer:
Interfeasing is a metastate used to improve the frequency performance. Memory interfeasing interests bandwidth by allowing simultaneous access of more than one interfeasing interests interests the performance of the content of more than one interleaving hyperical management by strongly structured access of more than one thank of Japan. This improve the performance of the processor because it can unnester thank of Japan by from memory in the same amount of time. It also being to dilleviate most inflamentary between both is a main timping factor to have it more influential to the best week that is a major timining factor in brend performance, the process of the best by strong in process of the performance. the process of the state of the the process which by smalls the system memory into multiple blocks. If there are in hims starts and substitute that it called the moving memory impriests and substitute to decrease it such that for memory is accessed using or formats in acceptable, which are menory to accessed using of formats and acceptable are not as menory but. When a different safe bags to rea Noce, a read or write to other blocks can be overlapped with read of the memory but. The following in the second of the memory but with read of the second of the secon

peak of the first time.

The first time appears to the first or enter or enter the first time at modules, where at it is a peaking appearance on a 2. The core integer is such that Okn is 2. I having the is a peaking appearance of the first time the first peaking appearance of the first time time time of the first time time time time time.

CA-73

module, and to an address within that module. Such a mapping is called a Juxhine school Clearly, the massing must be one-to-one.

A. A computer has cache access time of 100nenosecs, a main memory access time

 A computer has cache access time in homeometric or visit nanounces and a hit ratio of 0.9 in Find the average secess time of the memory system.

ii) Buppose that in the computer, there is no cache memory, and than find the average access time, when the main memory access time is 1000 files.

INVESTIGATION.

INVESTIGATION.

INVESTIGATION.

INVESTIGATION. (WBUT 2008) Compare the two access threes.

B Suppose the average access time of memory system is:

| - 166 > 9 - 1000 = .1 = 190 rs

in if there is so cache memory, then the average access time is equal to the main memory. econtine ic. 1000m.

So, with cache steriory, the average access time = 190ms and without eache memory, that everage access time = 1000ms

A. Consider a computer where the clock per instruction (CPI) is 1.0 when all reserves accesses he pro memory statis in the cache. Assume each clock cycle is 2 ms. The only data accesses are touds and stores, and those total 56% of the instruction. Assume the following formula for calculating execution time:

CPU storage the ICPU clock cycles + Namony stati cycles | * Clock cycle time.

For a program consisting of 100 instructions:

Calculate the CPU execution time manuring there are no misses.

Calculate the CPU execution time manuring there are no misses.

Calculate the CPU execution time considering the miss penalty is 25 clock cycles and the miss rate is 2%.

Discuss the difference between write through and write back cache policies.

[Wisut 2009]

Cese la

If there is no miss then CPU canonalism time for 100 interactions = (1-0)* 2 * 100 m; = 200 m;

Case 2:

The CPI of cache memory = known per premises a Milto panelty.

Mere make rate = 2 % and sust penalty = 25 clock cycle.

So, The CPI of cache memory = 1.01 a 24 - 0.5.

Now. CPU case alient flare for 190 testinations.

(LPU clack recent Marriery was exclus) > Clack cycle fine x no. of instructions = (0.5 - 0) = 2.4 (to = 100)

• (0.5 - 0) * 7.4 (00 * 100 * 100 Cache wrap writehood policies:
Cache wrap foreign policy and write-based policies:
There are two cache write policies: write-based, policy and write-based policy. For write operations, if the word is in the cache, then factor may be two copies of the word, one in the cache, and one in main memory. If both are updated simultaneously, this is referred to

COMPUTER ARCHITECTURE

as write-through policy, i.e. both cache memory and main memory are updated at the

In the write-back policy, the update is performed only in the cache memory. When the coorse block is replaced there is updates the main memory contain.

6. Assume the performance of 1-word wide primary memory organization is

4 clock pycles to send the address

55 clock cycles for the access time per word

4 clock cycles to send a word of data Given a cache block of 4 words, and that a word is 8 bytes, calculate the mass penalty and the effective nemory bendestith.

Re-compute the mass penalty and the memory bandwidth assuming we have

Main mamory width of 2 words

Wain memory wisth of 4 words

Interlained main memory with 4 bands with each bank 1-word wide.

In the first case, total (4+16+4). 64 cluck cycle is required to access I would date from mannery and I word data = 8 bytes

Microry bandwidth = (8 / 64) bytes per clack cycle

= 0.125 bytesteloek cycle

In the second asse, rive memory width a 2 words. So, rotal (4+56+4) = 64 clock cycle is: required to soone 2 word data from energy and 1 word data = 6 bytes.

Meanory bridwidt = (8° 2.° 64) bytes per clock cycle

0.25 hyteo'clock cycle

In the field case, main memory width is a words. So, total (4-5614) = 64 clock cycle is required to excess 4 ever data from memory and 1 word data = 8 bytes. Mentory bandwith (\$14 : 64) bytes per clock cycle = 0.5 bytes/clock

by the forms one, recorded them manners has 4 banks and each hank is 1 word wide. So, total (4/26/4) = 64 clock cycle is required to access (194) = 4 word data from manners and two-child (3/4/54) broom parties. Mentory and case, exhibited main martery has 4 banks and each bank is 1 word wide.

g. What are included address and physical address ? If segment on. is 5, page no. is 5, and in 6, 45, degreed no. 3 hold 30 and page no. 30 hold 515, what will be 0, work no. 5 physical of these? For amover figure is essential. [WEUT 2006]

Appeter

Appeter

In a system, there are two types of addresses; legical address and physical address in a system, the properties of the legical address at which a memory set or topical address against the relation that prospective of an executing applicances against clearly appears to relate to the cathests of sean memory word which is permanent program for all address involute or mapping function, the physical address travelates or mapping function, the appear of the address of each date page. The based unit of measure of each dated pages. The based unit of measure of the appearance of a page of the page of t

EXPULAR PUBLICATIONS

main memory may consist of pages from various segments. In this case, the virtual and receive my career a page transfer, a page transfer and displacement within the page. Address transfer in the same as explained above except that the physical segment base address obtained from the segment table is now added to the virtue page frames in order to obtain the appropriate entry in the page table. The output of the page table is the page physical address, which when concases and with the worst field of the virtual address results in the physical address.




Fig: paged arguest address translation

The above figure shows the paged segment address translation. But there are incomplete

What is the limitation of direct mapping method? Explain with example how if can be improved in set-associative mapping. [WBUT 2009]

Appears

Direct stapping technique is the simplest technique of cache mapping. It phoses on
measuring sum memory block into a specific fland cache block location. The photosteril
is done based on a fixed relation between the interning block number, it the cache block

The main disadvantage of Direct mapping technique is the itefficient use of the cache. The main disastrange or networking accurage is the members use of the cause. This is because according to this technique a number of muon memory blocks may complete for a given cache black over it here eath other curpy tache blocks. The capacited pure utilization of the cache by the direct mapping certainique a monthly due to the cache of the incoming note markets, blocks in the darks in the restriction on the placement of the interning stole marrier, blocks in the cache i.e.

COMPLIER ARCHITECTURE

the many-to-one property. This disadvartage should lead to achieving a low eache hit

The set-essentiative mapping combines aspects of both direct mapping and associative of mapping technique. The act associative mapping actions menoring and a simplicity of direct mapping with the flexibility of associative mapping. In the ad-associative mapping permittee the cache is divided into a number of sens. Each set consider of a number of blocks. A given men memory black maps to a specific cache set board on the equation

Where S is the number of sets in the coche, i is the main memory block number, and s is the specific cacae art to which block i maps. So, in this technique, the blocks of main memory are connected to be different sets of the cathe marriery by direct mapping neclinique. But in a set there are cumber of cache blocks and a specific block of moin memory may transfer to any black of a specific set of the eache memory by fully associative codic magning technique. So, the eache replacement is reduced and bit ratio

8. Describe different techniques to reduce Miss Rate Auswert.

IMBUT 20101

One of the techniques to reduce the cache miss rate is Compiler controlled prefeath. This may reduce the cache mas rate. While this approach yields cener prefetch "bit" rates than nardware prefetch, it does so at the expense of executing more instructions. This, the complian legés la coscasaté de prefetables dets dust une florty in he cache misses arroway. Loops are key tagest since they operate over large data spaces and their data spaces can be intered from the loop index in advance.

Another method of reduce eachs miss rate is Compiler optimizations. This method does NOT require any targeting medifications. For it can be the most efficient way to climately cache misses. The improvement results from better code and data repartitations. For courts k, code can be rearranged to avoid conflicts in a direct mapped cooks, and extens to arrest can be reundered to operate on blocks of data rather than

Ageume that main memory ethe to of 32581-12. Cache memory size is of 512-12 and block size is of 1 word. Describe the-following: | Direct mapping rectrique | Direct mapping rect

Answer! The sire of the grain security is 12kb × 12 × 2¹⁵ × 12 bytes. The size of digitary managers are set 12 highest 12 bytes. i.e. there are 15 bit eddees here sed 12 bit daily but in the system. The size of the cardiometric but and 12 bit daily by 12 bytes. The size of the course to be and 12 he can be in the system. in that \$0.0 he and 12 he can be in the system. i.e. there was no sweet a 2" words in a block. The Nock sweets I word a 2" words in a block. the processor in the process. We write all the direct marging reclassings. The Life Life is address to 15 his. he for of week in a thick - of CA-71

The self-backs = 2'2' - 2' No. of bes in Tag Seld - 15 4 6 784

('Pt) address Word Field Tag Field

b) in Associative mapping technique

No of words in a Nock

No of his in the Tag field - 15 - 4 - 11 bits

CPU address

Word Field Tag Field 4168 II bib

10. What is the cache coherence problem? Suggest one method to solve this [WBUT 2011] OR

What do you meet by cache coherence problem? Describe one method to remove the problem and indicate its limitations. [MBUT 2013, 2015] des prob Antwer:

A protocol for managing the caches of a resiltiprocession system so that no data is too or overwritten before the data is transferred from a cache to the target marriery. When two or more computer processors were together on a single program, known as multiprocessing each processor may have its own memory cache that is equivate from the larger RAM that the individual processors will access. Memory caching its efficiency because mud programs access the same data or instructions over and over. When multiple processors with separate cactes state a common memory, it is necessary to keep for teaches in a state of coherence by ensuring that say district operand that is changed in. are cache is changed throughout the critic system.

This is done in either of two ways through a directory based or a societing system. In a durating-based system. the data being shared is placed in a common directory that manuales the concerned between caches. The deceding acts as a fifthe through which the processor than ask permission to lead an entry team the pranting memory to its quely. when an error is changed the directory either applices in amulidates the either eaches with that erroy. In a woodpring system, all caches marrier or saturn the bas to determine if they have a copy of the black of data that is requested on the bus.

11. How does principle of locality help is mersory hierarchy design? [WBUT 2012]

The effectiveness of a memory hierarchy depends on the principle of moving information one the fad memory effrequently and accessing a meny times before replacing it with new information. This principle is possible due to a phenometric called ingulity of reference; that is, within a given period of time programs tend to reference a relatively confined area of memory rejectedly. Liquing occurs often because of the way in which computed programs are created. Letterally, neuted data is streed in nearby locations in store_g:

COMPUTER ARCHITEC

Different Types of Locality:

Temporal Locality (Locality in Time): The concept that a memory localise that is referenced by a program at the point in time will be referenced again sometime in the near future, if a memory element is referenced it will terri to be referenced again gion to g., loops, rouse, a refere to the phenomenon that once a particular memory ign has been referenced. It is most likely that it will be referenced next.

special Locality (Locality in Space): If an new is referenced, items whose publicases are close by lead to be referenced over (e.g., sangle line code, array godess). Spetial locality refers to the phenomeron that when a given address has been perferenced. If as most likely that addresses near it will be referenced within a short period of time. The concept that likelihood of referencing a memory location by a program is higher if a mensay location near it was just informeded.

Sequential locality: In typical programs, the execution of manutions follows a sequential order (a: the program order) unless branch instructions create out- of-order

12. How is a block choses for replacement in set-sesociative cache to resolve a gathe mise?

Answer:

The eacht is divided into a number of sets containing an equal number of blocks. Each thick in main mentary maps into one set in cache memory similar to that of direct mapping. Wifein the ed., frecarby acts as associative mapping where a block can occupy any line walton ing. se. Replacement algorithms may be used within the set. However, an incoming back maps to are block in the assigned cache set. Therefore, the address sured by the processor is chaired two three distinct fields. These are fire Tag. Set, and Word fields. The Set lief is used to asiquely shralls the specific cache set that ideally should had the trighted book. The Tap fleid uniquely identifies the targeted block within structs rate on as pass. The Word Field identifies the element (word) within the block that is requested by the processes.

Vantions, Allens Sadios Sei tel 1 To: Fedd Microsty (Microstick) of un-associative reappoint curies organization

Having shown the division of the main memory address, we can now proceed to explain Having shown fix a vice with NML1 thereon management unit to smally a request made by the protocol uncliby for an above element. The steps of the protocol unclib. the protection of the money and protection. The steps of the protection are the processor for steps of steps of the specified set.

- Les the Set field to admirate the specified set. Let the Set Seld to determine the self-self of the blacks in the determined set. A Use the Tag god to ded and and the specified set determined set. A Use the log fight to make the control of the blacks in the determined set. A the the figure against indicates that the specified set determined to step 1 is maket in the against a page of black that is a cache but. match of the tag many resonance was the specified match the appropriate block, that is, a cache has controlly active to paying to his cache block in mean a step 1 is correctly spring the regarded to block the requested word is selected using a Among the word condition wheat field
- Article for winds for help of the Wood field

If it step 2 no mater is Sural, then this inchestes a cache miss. Therefore, the required thank has to be brought from the major memory, decreated in the specified set first, and the largest element (world) is made maniphle to the processor. The cache Tag mertury and the cache block memory have to be upstated accordingly.

Sequence of word address. 4, 5, 12, 8, 14, 28, 5, 10

1 4 4	1	8	1	6
5 5	5	10	10	10
1 12	12	17	78	28

Total page foul is 7 for optimum page replacement policy

entroy address. If the system has 4096 bytes pages, how many virtual and physical pages are have address support? How many page frames of main memory are there? 14. A system him 48 bit virtual address, 36 bit physical address and 128 MB main

ABSTRT:

28 MB = 2 Bytes

Physical Address space 12° Bytes Page size = 4096 Bytes = 12° Bytes No of Physical Pages = 12° / 2° 12° No of Virtual Pages = 12° / 2° 12°

No. of Page Frames in man memory - 2" 12" = 2"

What is the objective of CPT page replacement algorithm policy of virtual memory? Using LRU, whose the page fault rate for the reference string 19120104230321201701

INTEGET 2013

The page to be replaced in the see that will not be used for the largest period of time. The algorithm requires fature knowledge of the reference strap which is not usually

(Size of the page frame is not given). We source that it is 4.

Reference string

7/7	7	7	3	1		0 3	5 1	2 0	1 7	0	_
0		0	0	+3	-		13	VII	7		
- 1	1	1	12	+"	-	1	0		0		
	1	4	+:-	4	+		1		11		
1	1	e rauli	12	1	1.		2		1		

16. An address apace is specified by 16 bits and corresponding memory space of 26 bits. If a page consists of all words

ij How many pages and blocks are there in the system?

Ii) The associative memory page-table contains the following entries.

Page	Block
1	1
5	2
	3

Make a list of all virtual addresses (in dockmal and in binary), that wis cause a page partit 2013) fault.

Augmer:

No. of pages = 228/212 = 216 | page via: 4 K = 212|

No of Nock - 256/212 - 214

The fat of virtue reduces that caused page facilities 2, 3, 4 and 7

17. What is the drawback of direct mapped cache? How is it re [WBUT 2014] associative carrie?

Answer:
Direct supplies successed to the surplies audinique of cache mapping. It places as Direct supplies statistic between the incoming black made placement incoming made states inside relation between the incoming admits a made incoming. incomby man many of migrate between the incoming block number, it the cache block is done beset out a first relative between the incoming block number, it the cache block number, J. and the number of exactly places. Ye

i i mod N

The fails ripolatings of Direct mapping technique is the inelliciers use of the cache. The fair rise range is seen mapping worthque a the inefficient use of the cache. This is begin according to the exchange, a number of main memory blacks may take a begin cache black over if there exist other empty cache black. One if there exist other empty cache blocks. The cache for a lighter of the cache by the direct mapping technique is mainly that to appeared for a mainly that the cache of the increasing train memory. especial few attractions of the care in the care in appring technique is mainly the in-ter setting on the phenomen of the increasing reals memory blocks in the cache i.e., the setting of property. This fractionings should lead to achieving a low cache his the setting of the cache in the setting of the

paid.

The Schales of the refreshing combines appears of both threat mapping and associative that Schales. The refreshing manning or house. paids. The straight mapping combines appears of both direct mapping and associative flat straight like straight the mapping scheme combines the simplicity of mapping scheme combines the simplicity of mapping scheme with the flacebody of associative mapping, in the scharacteristic mapping professional scheme in children as franches of said trach set considered a number of scharacteristic mapping and mapping professional scheme as the set of a number of professional scheme as the set of a number of professional scheme as the set of a number of professional scheme as the set of a number of professional scheme as the set of a number of professional scheme set of a number of professional scheme set of the set o

S = med S

Where S is the number of sets in the cache, ϵ is the pair memory block number, and s is the specific cache set to which block i maps. So, in this technique, the blocks of major menors are connected to the different sets of the cache memory by direct mapping metrique. But in a set there are number of eache blocks and a specific block of stanmemory one transfer to am Nick of a specific set of the cache memory by fully associative eache mapping technique. So, the eache replacement is reduced and bit rating is unifersed

Long Answer Type Questions

Will how does the Cache memory affect the throughput of a computer system? [WBUT 2007] of Distinguish between Write back and Write through Cache. [WBUT 2007] wite through and write back with advantage

Briefly explain the two write no [WBUT 2013] c) What effect does memory bendwidth have on the effective memory cess time [WBUT 2007

of What is Cache coherence? How can this problem be overcome? [WBUT 2007]

em with an example. Suggest one software Briefly describe cache coherence prob [WBUT 2016]

a) in general, throughput is as amount of data transformal from sender to receiver in a specified period of sine. Throughput strongly depends on the latency. However, in many cases it can provide better performance than expected by simply dividing cooks line size by latency, because many cuche lines can be immorried in parallel. A coche memory system entredutely supplies data codes to a central processing unit, and new data codes are written from the carried processing unit into the earthe mentary system so so in enhance the list ratio. The new data codes are transferred to a main memory system while there are no predicted bus requests or commencation between the central processing user, the main memory system, and the earthe memory system, so that data throughput is reproved without regulively affecting the lat ratio. The performance of cache-based multiprocessing for general-purpose computing and for multipositing is analyzed with sample family apply models. A private cache is assertioned with each processor, and multiple bases connect the processors to the shared, interleased memory. Simple models based on denorate instruction may startified are untuduced to evaluate upper bounds on the throughput when independent tasks are rule on each processor. With these models, one can return a first estimate of the MIPS intelliges of manuations per second) rate of a

by Winneshrough technique that is updated both on the cache and in the main memory. If there is a write buffer for main memory and it is empty, information is written into cause not write fulfier. CPU commutes windows white for write buffer writes the world to CAR

memory. If the write buffer is full, the cache and the CPU must want until the cuffer



Fig. Write through policy (All the monories have the arra copy)

In write back policy data is written to the cache, and updated in the main memory only when the eache fire is replaced information is written only to the block in the cache. The modified eache block is written to main menury only when it is replaced. This requires an additional information (either hardware or software), called diny bits. A diny bit is proched to each tag of the cache. Whenever the information in eache is different from the soe in main memory, then write back to main memory.




Fig. Write and Policy (All the measuries have the same copy)

c) The bandwidth provides a measure of the number of two per second that can be c) The hardward for each to the rate at which information is transferred from i-th accessed. The bandwidth forecast to the rate at which information is transferred from i-th

level to its adjacent hodis. level to its agreem area.

Access time refers to how extends the memory can respond to a read or write request. Access time rates to the time between regiments in a read or write request. The grates time's regent that the time between regiments in it is level of memory and word.

The graces right years are not become manner to the level of memory and word arrives from that level of extents in the processor.

So, recogniting the stone definition is to obvious that if we increase buildwidth the access to the contract that the process of the contract that the So, according the same impressing handwidth his transfer rate will increase, time will be less. Declare impressing handwidth his transfer rate will increase.

d) Mercary experience property can manage the franceies of a management system so d) Method' subjected property can manage the insurances of a manageocoboor system so that an ion of properties so had be due to insurance from a cache to the target that an ion of property actions a client in the state of processors with separate caches that in insurance of the state of the caches in a state of softenesses between a insurance of the state of the caches in a state of softenesses by containing and state is charged in any cache. memory has and our water mentions processors with separate caches than a instruction over and tax is charged in any caches in a state of optionized containing contains against second tax is charged in any cache is obtained throughout the containing dated the caches in the containing dated the caches in the containing dated the caches in the cache in the caches in instructions against the in charged in any cache is a state of optiones by containing common damage and the in charged in any cache is obtained throughout the crime that any damage the circumy-based system in a directory-based system the damage that has been contained by a containing the containing that it is a directory-based system the damage containing the containing that it is a directory-based system the damage containing the containing that it is a directory-based system the damage containing the containing that it is a directory-based system the damage containing the containing that it is a directory-based system that damage containing the containing that it is a state of options and options are contained to the containing that it is a state of options and options are contained to the containing that is contained to the containing that is

being shared is placed in a common directory that maintains the scherence between cache. The directory acts to a filter through which the processor must ask pennission to load at every from the presery decrees to its cache. When on cours is changed the directory other updates of invalidates the other caches with that entry

2. a) What is memory Management Unit (MWU)? b) What are the advantages of using eache memory organization? Define hit notic.

Compare and contrast associative mapping and direct mapping. [WBUT 2008]

ABBET a) Moson, Management Lyst (MMI) is the hardware component that intanages certical memory systems. Among the functions of such devices, see the translation of sittled addresses to physical addresses, mersory protection, cache costro, bus arbitration, and a sampler computer architectures, bank sweething. Typically, the MMU is part of the CPU, though its same designs it is a separate chip. The MMU metades a small amount of nerses that holds a table marching virtual addresses to physical addresses. This table is collective Translation (red-mode Buffer (TLB). All requests for data are sent to the MMI! which determines whether the data is in RAM or needs to be felched from the mass storage device. If the data is not in memory, the MMU, issues a page fault interrupt.

b) the advantage using a cache of the memory hierarchy is to keep the information expected to be used more frequently by the CPL in the cache. The end result is that at my given time some active portion of the mean memory is diglicated in the each; Increfere when the processor mases a request for a memory reference, the request is first search in the cache. If the request corresponds to an element that is currently revieting in the cache, we call that a cache hat. On the other hand, if the request corresponds to as element that is not currently in the eache, we call that a cache moves

A cache hit ratio he is defined as the probability of finding the requested element in the make. A cause mass taxo () - h, is defined as the probability of not finding the requested. element in the cache. A cache on ratio, he is defined as the probability of linding the requested element in the cache. A cache miss ratio (14), is defined as the probability of not finding the mane acc element in the cache.

N. of he or of tin Mil ratio [h] = No or hit No. of miss Look CPU tours f outbone and contain associating authority and quest urelising.

In deep mapping seclinque our block of man memory is transferred to a fixed block of cache memory by the processing 1 mod in Bir in associative trapping technique, the brooks of main memory may transfer to any block or eache filterary.

is Conflict May may occur in Daniel mapping technique has Capacity Miss may occur if

Associates responsibilities

3. a) What is cache memory? Define global miss & local miss with a suitable b) Describe different techniques to reduce thes Panalty (WHUT 2010)

ARSHET:

Again Cooks memory is califorely fax memory that it built into a computer's certain processing unit ICPI at located feet to it at a secure chip, the CPI too, cache preparty to shore instructors that are repeatedly received to non-programs, represents merall system seed. Man rected disking are sever CHUs face at last time adependent cacres as interaction cache to speed up executive franction fact. 1 data enche in speed up data feed and store, and a translation lock-as de butter over to greed of wirtual to physical address translation for noth executable insurations and cale When the processor feeds to rose or write a location in main mercury, it first checks whether that memory occurrs is in the eache. This is accomplished his comparing the placess of the memory location to all tags in the cause that might coming that address life the processor finds that the employ location is in the cooks, we say that a cooks 40 has nonlinear otherwise, we speak of a coole must traite case of a cache trathe processor. approached reads or writes the care in the cache line.

Local mile: Local miss more the moore with respect to the memory accounts to this catche memory or we can say that the robses in this rathe divided by the total number of memory accesses to talk rathe marriery.

Global rates: Clobal rate nears the minus with respect to the manage access, by CPU its the masse in this care divided by the total number of memory accesses generated by the CPU.

b) Many technique to raiser tries penalty affect the CPU. This technique ignores the of one-chang on the product between the cache and main memory. Adding sucher less of care printer the original cache and memory simplifies the derivation The first-level current to small enough to match the close open time of the last CPP. The interest care which con be large countries to capture many accesses that would go

the the second fields lessoning the effective miss penalty to main next and like the lessoning the effective miss penalty. to main retriest, toward many bandward to return must penalty, but not this second Multilated makes states on the second that the second states are second to the second states are second states ar Multilated against a trace observation that the CPU compally confis just one would be thing at the observation that the CPU compally confis just one would be thinged to the confission of the c technique e a service. This entropy is expensarion from a wait for the full plock to be leaded the place of the control of of the contr the plack strange, and strang word and restarting the CPU. Here are two specific before stadies the requestion words.

glegick over first -Request the missed word first from money and send it to the CPH continue execution while filling the rest of the CPH as sent to the CPH as sent t -indegree CPI as see the Colice work in teach is use called wrapped form and work and work fee.

related years and receive second order but as your to be requested and of Gally related to the CPU and at the CPU continue recognition of the CPU and at the CPU continue recognition.

Early position and into the CPU and at the CPU continue consistent the light point care only trained designs with these points are only trained designs with these points.

a control with a control of the CPU and at the CPU continue execution, the black with control of the province of the blacks, since the lensel of the black with the control of the province is the given appeal the city, there is made to be a substituted by the control of the black with the control of the black with the control of the black with the control of the black.

In the control of the black with the control of the black with the control of the black. is limited and an incoming persity is an encounter was two described of case of the first state of the circumstance of the cir

and the refilipete. This course constraines the Mosas that are discarded from a cache and as remapers, presented, as or consists on one of they have the desired data defined because of a miss and air observed on a miss are of they have the desired data defined going to the new lower-level persons. If it is found there, the yearm plack and eache

4, a) An E RS 4-way set associative write back cache is organized as multiple to a part of 33-byte size. Assume that the processor generates 38 bits sector sport or service age. The region required by cache controller to abore

of What are the approaches to improve mise parally? of the care are appropriated and the page size is 4 kB. The processor of A CPU generates 12-bit virtual addresses. The page size is 4 kB. The processor to a LPU generates about a total is 4 kB. The processor has a TLB which can hold es a FLB which can note a results. The TLB is 6-way set esseciative. Calculate the total of 255 page table entries. The TLB is 6-way set esseciative. TLE CAS SOME

Asmer al local on of the cache memory (8 kB - 2 ° by to Away set associative means each an discretor 4 blocks i.e. J^2 Sere of the each meet is 32 hits in 2" So the address fine contains 5 he word. I be set and 11 his tag field.

b) Many terminant to restor miss seriors affect the CPU. This technique ignores the CRL concentration in the interface between the cache and main memory. Adding mades leve or cache however the original cache and memory simplifies the decision. The first-level cache can be small enough to match the clock cycle time of the fast CPU. he, the world-level made our be large enough to capture many accesses that would go is reasonably, thereby testing the effective mist possibly.

With level cathes require extra fareware to reduce miss penalty, but not this second, extragge it is based on the observation that the CPU normally needs tust one word of the Nova at a tone. This strategy is impenence. Durit must for the full like kits be leaded. before sculing too requested work and resonance the CPU. Here are two specific Willes or

United were fire-Region the around water fire from memory and send in to the CPU as soon as it among tender CPI continue container while filling the resulof the words in ne flock. Crisco-wood fast feet is one cated waapan felch and caparates world first arth restart—terch the words of correct order has as soon on the requested word of the thek gives are stodered and in the CH i consider execution.

ferrorally these terringues only benefit designs with large cache blocks, since the horselft is not often these are buy. The problem is that given spatial locality, there is more than condon charge risk, is next place to the remainder of the obest.

clar proofe: Administrato private tube built to an attenuable while was discontred in case in created easily. Since the created division around have feeched in can be used again at and use Sant modified inflators a small, left, associative rathe between a centre and to 18 ill path. The victor sacre contains only blocks that are discarded from a cache having of a mile and are checked as a more to see I thry said the feared data before

going to the real lower-eye memory. If it is found there, the victim block and d

e) 32 bit virtual address. The page size is 4 KB=2. The TLH can half 256 page taken ertries i.e. 2" the TLB is 8-way and associative i.e. 2 So, the size of the tag field = 37 - 112+8+31 = 9

7 Why is the [WBUT 2013] 6. What are the major differences between segmentation and Paging? page size is usually a power of 2?

Answer:

Paging Computer memory is sixualed into small partitions that are all the same size and referred to as, page frames. Pages are fixed units of computer memory allocated by the computer for storing and processing information. Paging the virtual memory scharge which is branspared to the program at the application level. When a process i function gas divided into pages which are the some size as those previous frames. The process pages are then leaded into the frames.

Segmentation: Computer memory is allocated in various vises (segments) repending on the need for address quee by the process. In segmentation, the whitees species hyperally a wided into a press currier of segments like data segment (read-write code segment treat-only), each(mal/wife) are These segments may be individuely presented or shand between processes. Commonly you will see what we called "Sedentation Faults in programs, this is because the data that should to be read or more is cursale the postribled extress space of their process.

permanent to the point is implemented by breaking up an address in a page and office. numer. It is need efficient to break the advises into X page bits of Y offset hirs, rather number, a street with the address to calculate the page maps and offset. Because that perform a that it is not because tion personal expression approach of 2, salining an address, feeter this results in a pape sich fel ba perer et 2.

6. A computations 1 KB 4-way set associative cache and MIS main memory. If the 6. A computation is 64 B than it which cache set are the word ABCOE), and (EDCBA), block size is 64 B than it which cache set are the word ABCOE). парреел

Cache die 1823 - 21 Block when St Block = 2' Block #25 and in code memory 212 and 3 Sp. 63. of those in code memory 212 and 3 St. 40. of the security mapping. This is near the name of the figure of the first of the f No. of blocks in many mentions (2007) 200 (2008) As of blocks in the property of the off to be in the bines; may 495) at 500 feet block of the bines; may 495) at 17 day feet block of the bines; may 500 into 1, 10. Consider the first table in the block of the bines; may 500 into 1, 10. Consider the first table in the block of the bines; may 500 into 1, 10.




Now, the block suffice in the letter $\approx 10^{345} \mod 4 = 3$ Seconds, the wore (11A BA), will be in the block to (15218), and this will be in the stim (Sikned) :

7 at What is meant by the cache miss penalty? Briefly discuss "early restart"

 a) what is induce more centry.
 b) Let us consider a memory system consisting of main memory and cache memory in case of a cache miss, assume the performance of the basic memory. orpanization as:

- 4 clock cycles to send the address
- M clock cycles for the access time per word
- 4 clock cycles to send a word of data.
- d What will be the miss penalty, given a cache block of four words?

 (i) What will be the memory bandwidth? [WBU] [WBUT 2015]
- as Refer a Question No. 4 of Long Answer Type Questions.
- b) Refer to Question No. 1 of Stort Answer Type Questions.
- What is to gift Est protoco erence between broadcast and investigate protocole? Explain MESI proto



The value of X jettered framony) is 30. P5 and P2 want to read X and store in their cache memories. At 1 lane P1 wents to write on X for three times. After that P3 wants to read for his bree. After that P3 writes on X and then P2 wants to

read:
Espisio the above teintiones accessio seing Wite strough update, Write back update, Write though swaldate, Write back musicate protocols. [WBUT 2016]

Princer: between breakest and the receive protection.

The performance differences provide once broakest and write speaking protection arise.

Inserting characteristics.

Multiple writes in the same word with an intervening reads require multiple write producests in an update princeol, but only one inital invalidation is in a write invalidate protocol.

With multiword cache blocks, each word written in a cache block recurres a write broadcast in on update protocol, although only the first wine to any word in the block needs to generate an invalidate in an invalidation protocol. As invalidation protocol works on cache blocks, while an update proceed most work on admission words for leyes, when bytes are written). It is possible to try to merge writes in a write icoadcast scheme.

The delay between writing a word in one processor and reading the written value in another processor is usually less in a write update scheme, since the written data are immediately applated in the reader's cache.

7" part: MESI pretocol. The MESI pretocol is an Invalidate hased cache coherence protocol and MESI pretocol. is one of the most common protocol which support write-back eaches. By grang write back caches, we save a lot or bandwicth which is generally exacted on a write foreign eache. There is always a date state present in write back makes which indicates that the data in the cache is different from that in main memory. This unoticed reduces the number of Mora memory transactions with respect to the MSI protocol. This marks a significant improvement in the performance.

• Write-update: When a local cache block is updated, the new data block is broadcast to of the upwares where a new section where is appeared to the water water order is produced to all caches containing a copy of the block for appearing them, i.e. Every write is observable. an excites continuous a copy of the mack for spanning them, i.e. there with its observable and every write greet us the bas, i.e. only one write can take place at a line in any processor. See P1 performs it write operations first. Then P2 performs one write processors. Se. P1 performs it write operations first. Then P2 performs one write

operation.

- Write-invalidate: Invaligate all remote copies of cache when a local cache black is updated. The simplest property protected is the write invalidate protected based on write illnowed caches. The caches and markety are insurconnected by a base. As the start of the illnowed caches. The caches and markety are insurconnected and, when it rectains a simulation, each procedure saids by limit request to its cache and, when it rectains a simulation, each procedure and in the succeeding clock period. Any restart assistant in the succeeding clock period. claniforium, each processor sands to time request to its cache and, when it receives a respective, issues the peak request in the succeeding clock period. Any packet sent to the respective, is forwarded to all the caches and the memory. The memory only responds in packets has a forwarded to all the caches and the memory contains the same where address as the packet sent to 0; a packet sent from the memory contains the same where address as the packet is mention?

is received.
The state of a cache black cash of local processor can take one of the (wn states):

Valid Store.

- o All processors can read safety. a l'un el discontra ces electros estitu
- Invalid State from in market Block being invalidated.
- · Block he my replaced

CA-83

 When a remote processor units to its cache copy, all other cache copies become inalidated

9. What do you meen by mismory fregmentation? What is the adventage of using 2. What do you meen by memory (regmentation? these as the governing or using People)? Explain Virtual memory concept with an example where logical address space is 8 %b. physical address space is 4 kb, page size is 1 %b. Explain page fault with FIFO and LRU Algorithm. [WBUT 2016]

America 1" part:

Memory fragmentation occurs when a system contains memory that is technically free but that the computer can't utilize. The memory allocator, which species needed reconcily to various tasks, distites and allocates memory blocks as they are required by programs to various taxis, divines and adocutes memory stocks as may are required by programs. When data is defend, more storing, thocks are freed up in the system and actival back to the pool of available memory. When the allocator's activate or the restoration of previously occupied memory approxis leads to black to even dyine of recovery data are too small or too isolated to be used by the memory aboil, improvisation has occurred. If means that the memory is dranked into parts of flood size and when some processes try in means that the memory queet, they sometimes are on while to occupy the whole me leading to some hole in the memory. This is memory fragmentation in its of 2 types

- 1. External Imgrenance 2. Internal Enquirementation

2" part


- Advantage of using Paging:

 Allowing memory is easy and clear;
- Chromes earned frequentation
- Data (page frames) can be scattered all over Physical Memory
- Pages are mapped appropriately anyway
- Allows demand paging
- More efficient sempang. No need for considerations about fragmentation
- Just sweep our page least likely to be used.

The sumual recovery compage with largest addition values is 8 kb, physical addition space in 4 kh, page size at 1 th ingreen bottom

The size of the page and page frame are some. System logics pages into frames and translates addresses. Note we can represent relation addresses reserved as represent a logical address reserved; a physical address (a - (f w), where p acknown account of ages in Vigiliation reserved by a financial particles of the account of th

- es determinés page form duc
 - CA-98



In the above figure, the size of the ingical address space in 8 kb, physical address space in in the antire rights, we also in the ingreat analogs space in a an interpretation and a frames in physical 4 kb, page size is 1 kb. So, there are 8 pages in virtual mentory and 4 frames in physical menan.

4" part:

FIFO

A pape and obvious page replacement stategy is FFFO, i.e. first-in-limit-out. FIFO Page Reportment

A simple state extraction page represents state of a process, and the page at his are pages as brength in, they are added to the tail of a queue, and the page at the world of the queue is the coor victim in the following example. 20 page for well of the following. to the mak in 15 page feets:

3 . 3 2 1 2 4 2 1 | 1 | 2 | 2 | 3 | 3 | 3 | ₹. [. 1 5 0 page light year. Fig. 1010 page-replacement algorithm

LRC: Effer to Question No. 15 of Short Anguer Type Questions.

Miss after acres on the following: Miss after and write back caches de 1910 Miss problem and its solutions.

[WBUT 2011] [WBUT 2012, 2014]

a) Write through and write back carbon: Write-through technique, data is updated both on the eache and in the main electory. If there is a write hafter for main mensor, and it is emply, information is written into cache and write hafter. CPU continues working while the units hafter writes the world to memory. If the write buffer is full, the cache and the CPL' must wait until the buffer is craphy.





Fig. Were through policy (whithe comparies have the same copy):

in write back policy cars a wream to the cache, and updated in the region memory only where the cauche line is replaced, information is written only to the block in the earth, "he saddled cache block is written to man messon, only when it is replaced. This requires an address information (either backware or activate), called dirty bits. A they bit is anached to can us of the cache. Whenever the information in each is different from the one is eath memory, then write back to eath memory



ti) Carta estarrece problem and un solutions.
Refer to Queroise No. 10 of Short Amoner Type Questions.

RISC & CISC ARCHITECTURES

Multiple Choice Type Questions

 Overlapped register windows are used to speed-up procedure call and return in
 A) RIBC architectures
 D) CIBC architectures
 [WBUT 2007] c) both (a) and (b) d) none of these

Auswer: (a)

What is a main advantage of classical vector systems (VS) compared with RISC pased systems (RS)?
 Will have significantly higher memory bandwidth than RS b) VS have higher clock rate than RS.

c) VS are more parallel than RS d) None of these

Answer: (6)

[WBUT 2010] b) CIBC is more effective

3. Difference between RISC and CISC to
3. RISC is more complex
c) RISC is better optimizable.

di none of these

Answer: (1)

4. The advantage of RISC over CISC is that

The advantage of RISC own CISC is that

a) RISC can achieve pipeline degracate, requiring just one clock cycle

b) CISC taxes many segments in its pipeline with the longest segment
requiring two ormers clock cycle

c) Both (a) & 10)

g) sout of these

5. Which of the following is sof PBBC architecture characteristic?

a) simplified and unified termst of code of imstructions
b) no specialized rigidatal
eight storage instruction
d) arrail register (is [WBUT 2012]

Ardwer: |c|

6. Which of the following architectures con a) HSD b) WHO ...or 80 e correspond to von Hour (WBUT 2012)

4) #50 August (C)

7. The CPI value for RISC processors is at 1 413

d) more

(WBUT 2016)

Anomer: (6)

COMPUTER ARCHITECTURE

(WBUT 2007, 2010) (WBUT 2012) (WBUT 2012)

Long Answer Type Questions

Short Answer Type Questions

sen RISC and CISC

POPULAR PUBLICATIONS

[WBUT 2010, 2012, 2014, 2015]

Characteristics	CISC	RISC
ferinactice set size and featractics formats	Instruction set is were larger and estimation former to remainly (16 - 64 br. per instruction)	Instruction set is usual and militarion format is fixed
Addressing mode	12 - 34	1.5
registers and eache design	\$54 general purpose registers present. Unified cache is wird for maturation and data	Though most naturations are ingular base so large remitters of regulars (32 - 197) are used and cache is apid in dida cache and management cache.
CPI	CPI a between 5 to 15	In most cases CPI is 1 but average CPI is keep than 1.5
CPC control	CPU is commised by control memory (ROM) using management	CHI is controlled by factoring without control memory.

2. What are multiprocessor, multi-computer and multi-core systems?

[WBUT 2012, 2014]

in Multiprocessor waters there are more than one processor that works simultaneously. In this system does not waste processor and other are the Share. If one processor falls then make the make the real to other share processor. The if Vaster will be fall than artille system will fail Central part of Multiprocessor is the Make. All of them share field and side, memory and other to see.

A multiprocessor waster contains the con

famous over the region of the received of more than one computer, usually under the supervision of a pattern computer, in which statiler contention handle incubivalent and nonner take of the tree computer carries out the more complex computations.

A main core of the arge compare comes on the more compare comparations.

A main core governor is a jugate comparing coresponent with two or more independent actual extent governors quair (called "cores"), which are the error had read and excelute programs in contains. The temperature are ordinary CPU instructions such as and, showed door, and branch but the multiple forms can not combine inspectations at the some time, according to enable to enable to exactly a such as and compared to exactly a such as and according to exactly a such as a contained to exa and, and retains the first member come can man manages unqualities at the partie members of the property of the parties of the

t, a) What is SPEC repng? Explain p) A 50 MHz processor was used to expectle a program with the following instruction mis and clock cycle counts:

Iretruction type	Instruction count	Glock cycle count
Integer anthreads	5000e	1
Data transfer	34000	2
Floating point arithmetic	20000	2
Branch	6900	3

Calculate the effective CPI, Map's rate and execution time for this program.

 the Standard Performance Evolution Corporation (SPLC) is an American num-pmfit unganization that aims to "ambase, entablish, maintain and endorse a standardized see" of performance banchmarks for computers. SPEC was founded in 1988, SPEC benchmarks are widely wan to evaluate fat performance of computer systems; the text results are published on the SPEC website Results are confidence systems; the text results are SPEC made, or just SPEC, SPEC evolved into an unfirella organization encompassing four diverse groups; Graphics and Workspaces Performance Group (GWPG), the High Performance Group (HPG), the Open Systems Group (OSC) and the newest, the Research Group (RG).

b) Total instruction count= 111006 CPI=(50000 × 1+ 35000 + 2 +20000 + 2 + 6000 + 3) / 11 1000-1 A MIN=(close fragetry)* (CPI × 1000000) = (50 × 10000000) / (1.6 × 10000000) = 31.25 Execution time "CFI + Instruction count + Clock time + 1 E + (11000 × (1/150 + 1000000)) = 0.003 ms

2. Write short stoke on the following:


b) Nos von Haymann architecture characteristics

c) Chister Company

Answer

a) Power PC: The Power PC understand is a highly integrated ungle-chip processor that combines a The Power PC understand, a supercular machine organization, and a) Power PC: ay a owner. (Contributions is a right) integrated single-chip processor that combines a The Private PC interpretation a supercular machine organization, and a servacile high-powerful RISC authorizes, a supercular machine organization, and a servacile high-powerful RISC particular processor consists a TEKB unified cache and is capable of depathing that executing an interpretation provide a wide range of Spaten big interfaces, including interface configurations and spatential and spit interactions. The most is a Cost officiality, pipelised, namely exhaust that offices very consistinct performance, general according to the processor schalar that offices very consistinct performance. pipelised, pumpipelised and other conjugate result is a currently of purpose relative scholar conjugate of the currently purpose relative performance.

CA.98.



Eq. PowoPC Architecture

As shown as the above figure, it is a superscalar design with three pipelised execution using The processor can dispatch up to three 32-bit instructions each cycle once each tothe Fixed-Point Unit (FXL), the Fixeing-Point Line (FPU), and the branch unit (BPC) The IZKH and added provides a 32-bit invariant to the EXU, a 64 bit interface to the FPU, and a 256-bit interface to both the inputation queue and the memory ducate. The chip into include a 32-bit address but and a 64 bit data but. The designers optimized the (0) pipeline structure fre high performance and concurred instruction processing in each of the rescation units as shown below.

- The fixed point appears performs all integer arithmetic logic unit (ALU) upersonnes and all precessor had not some inductions, including florated-point loads and
- the breach instruction pipeline has may find stages. The lifet stage can dispatch, decode, evaluate, and, if secretary, practic the dispersion of a branch instruction in one cycle. On the sent cycle, the resulting farth can be accessing new 1452 actions.
- The forming quart regulative pipeline contains are states, and has been optimized for fully a primary execution of angle-precision operations



Fig. PowerPC 611 pipeline Andribeture

b) Not von Neumana architecture characteristics

Are compute architecture in which the underlying model of computation is different from what his course; to be called the standard was Natureann model. A non-you Neumann machine any that be written for concept of equantial flow of control (i.e. without any replace corresponding to a "program counter" that indicates the correct point that have been readed in execution of a program) and/or without the concept of a variable (i.e. without "sained" euroge locations in which a value may be stored and subsequently reterment or changed).

Examples of tree rot Neumann machines are the dataflow machines and the reduction efactions. In both of these cases there is a high degree of parallelism, and instead of variables there are improved bindings between names and congrant values.

Note that the termines van Neumann is usually reserved for machines that represent a reacted depotter from the en Neumann model, and is therefore me normally applied to multiprocessor of malticresporer architectures, which affectively offer a set of cooperating was Neurona systemac.

c) Cluster Cranquier:

c) Cluster Computer:
A cluster Computer contains of a set of toosely connected computers that work together so,
A cluster computer contains on he viewed us a simula contain. The A cluster comparer country has been been as a simple system. The components of a cluster are qually corrected to cach other through first local area activation, each node until country contents of screen country as even node. are qually corrected to a green causing its own instance of an operating system. Computer used at a green causing its own instance of a number of computers. Computer computer that as a great of convergence of a number of computing system. Computer choices energed as a result of convergence of a number of computing frands including the stability of my cost manoprocessors, high spend networks, and software for high performance statistical computing. Finites are usually deployed to improve performance and availability over that of a single computer, while applicably being much account of applicability and deployed or availability. On the contract of applicability and deployed or availability. performance and availability over one or a single computer, while typically being much performance and availability over one or comparable speed or availability. Computer more cost-affective that single of applicability and deployment, ranging from small business clusters have a sense of the faster supercomputers in the world cluster with a handle of rades to acree of the faster supercomputers in the world.

Computer always may be configured for deflorest purposes transport front general I consume asserts may be consupered an interest purposes, temporal terms general purposes becomes most such as well-service support, to consuperation-interesting scientific adoptations in other case the choice may use a high-qualificative approach. Note that the calculations to correct case the constraints and an engage-evaluation approach, vary that the arrobates described before are not evolution and a "compute cluster" into also use a high-temphase approach, etc. "Lond-balancing" clusters are configurations in which clusters activities approach et. "Load-balancing" cluders are configurations of which clusters
sedes dure compensational workload to pres de better overall performance. For example,
a unb sever cluder may assign different queries to different nodes, so the overall
response torre will be operated. However, approaches to load-balancing may
supplicantly differ among applications, e.g. a high-performance charter used for scientific
computations would balance load with different algorithms from a web-server cluster
which are tord set a simple proad-point method in a content to back may content the new year and a sample mend-robbit method by assigning each new request to a

INTERPROCESS COMMUNICATION

Multiple Choice Type Question

1. In general an) ewitches.	n Input Omega net	work requires	stages of 2°Z' VBUT 2011, 2016]
a) 2	b) 4	0 8	d) 15
Answer: (E)	M.	10	THE STREET
2. Overlapped reg a) RISC archit c) both (a) & (ii Answer: (a)	ecture	sed to speed up procedure of b) CISC architecture d) none of these	and return in [WBUT 2011]
Market Con			Derects minutes
a) NUMA	coss shared memor ressor models? by UMA	ry is earne in which of the c) COMA	BUT 2012, 2015] d) ccMUMA
Answer: (b)			[MBUT 2013]
of the serven	5	d) mess connected III	iac network
s to consent 64 hp	put Omega network r	equires stages of	(WBUT 2013)
26	p) 64	c) 8	d) 7
Ammer: (a)	100 100		[WBUT 2015]
a) when the to b) when there is c) when there is s) when differs Anamer: (a)	and intersection are to be programme are to be	mang different modules in prog le executed concurrently r Type Guestions	rognam is large rognam is less ram
350	and piming diagram	explain S-eccess memory or [WE	reanization.
west Breiter	600	TWE	SUT 2005, 20071

Against the first armough the low-order interferenced memory, which is called simultaneous. There is yet to among all agreed in figure below, in this case all freemory excelles are access or a superiorise to a sometime of names. Again the high-order (in a) hits select access of the memory with models. At the end of each memory cycle as shown in the same place. In the accessing which are latched in the data buffers are figure. CA-99

FORULAR PUBLICATIONS

sensitivenessly. The low-order a bijs are then used to multipley, the in words out, one per sach more cock. If the more cock is chosen to be 1 in of the moreony cycle, then it takes two morrory crecies to access at consecutive words. If the access plants of the iteal scess is cretiapped with the fetch phase of the ourses access, effectively in words take only one memory cycle to access. The throughput is decreases if stride is greater than 1.





Fig. 5-Access memory organization for re-



ory access operation using overlapped mid acpess cycle

2. Develop 3' , 4' delta ne

[WBUT 2008]

COMPUTER ARCHITECTURE Answers Processing 2's a' de la network

In the delta reproved, there are $a^a \times b^a$ switches with a stages consisting of $a \times b$ emealer modules. There is a unique interconnection path of constant length between the stages of the artwest, is debta artwork no input or curput terminal of any crossbar module is left. Quantificial To construct an a" a b" delta network there are a shuffle as the link pattern. between every two connectative stages of the network. In an a" a b" delta network, there are a surge and b' destinations. Numbering the stages of the network as 1.2. ...3. are all source and or destinations, numbering the stages of the network at 1.2. 3, starting it has species safe of the network requires that there be and creasible modules in the first stage and this is the input temptable of the stage and this is the input temptable of a second stage. So, the individual stage has and in crossbar modules.


terminals a more example: a=1, b=4 and n=2. So, there are 2 stages in $3^2 \times 4^2$ delta. Now, is the place example: a=1, b=4 and a=2. So, there are 2 stages in $3^2 \times 4^2$ delta. Most, is the state owners or - 1, or -4 and n = 2. So, there are 2 network and the later stage link pattern is a - sharifle i.e. 3 -ahaifle.

3. What is the state on the being Metwork?

Adapter: Switching remove capable of supporting massive parallel processing. A malking capable of supporting massive parallel processing. A malking requirement and multican communications between processor mediates installed Parallel parallel and capacity person of the network. The network (1940) which capacitations model of communication and can provide garallel paths capacity and supply ports. It uses an address based routing algorithm for path setup states with actual the actual processor and the provide actual parallel paths of the parallel paths of the parallel paths and multiprocessor systems. The network is paths to path actually switch note in telephony and multiprocessor systems. The network is paths to paths and appropriate parallel paths are specifically actually and multiprocessor systems. The network is paths as a second parallel paths are specifically actually and multiprocessor systems. The network is paths as a second path actually and paths are specifically actually actually and paths are specifically actually actu

 \times the accountal suges print to additional path between network input parts and scients capus parts therein printed out to the printed and recenting contention

4. Ones the block elagram of Claccess memory function. Why is it necessary and how does it improve the memory access time? [VRUT 2003]



is 1-score memory configuration, the score of man memory modules is overlapped in a processor faction. So, the members character the major excites scale divided into the money

and θ be the sumpression and τ is the thirth reach, then we can write $\tau = 0$ in where ω is the degree of interacting. The region could be that time required to complete the some of a single word from a florance. The finite apply t is the actual time floridat to product one word is the memap access of successful memory modules separated in

here we give an example is the figure nears, of the latting of the pipelined access of the their we are an example in the regard policy of the charge of the pipelinest decrease of the pipelinest words or a Concept plantage of pipelinest accepts of the block of copie and ground words in merchant broken other pipelines blocks. the effect to make the other bases which in merged agreement other papers to the other bases and the present bases. Ever instant the other back access time is 20. the effect to make the other back access time is 20. the effect to a national tradeous to a continuously accessed its forested tradeous.



Fig. Pipeligad access of cight consecutive words in a C-access memory

5. Officer tible between C-access and 5-access memory organizations.

C-ticerso	3-arcess
Transfer in the cold distriction and managers are not in all internaty address one tags to see that the desired frames withing the managers of	More than one reside can there a nearesty bank. It is true the best controlled the month of the best controlled the best controlled the best controlled to the residence of the second to select the residence of the month of the second returns the month of the second returns the month of the stage across some Management of the second resident the
period and the service of a vacuum	information from the Ministration tradelle. Seacons configuration in their re- activities a replace of feat changes on the pro-Section to expense all portactions for a popular proaction.

What are the differences between locately coupled and tightly coupled applicant what do you meen by non-uniform memory access, uniform memory access, uniform memory access, uniform memory. (WBUT 2011)

the efferences between loosely coupled and tightly coupled [WEUT 2013, 2014, 2016] contrast between UNUA & MUSEA with examples. Whist is Dumb [WBUT 2013]

supplies with stand memory are locate as tightly coupled machines are DAL MELLIFERENCE Sightly-coupled muniprocessor systems contains CA-103

multiple (19) is that are come red as the bas level. These CPL's may have access to a central shared memory (SMP or UNAL or may participate of a memory brenarchy with Both local and stured memory (N. MAI)

MIMID componers with an interconnection network are known as locately emploid machines. Examples are PSIEL 1794. NOURE 1. Loosely-complete multiprocessory systems referred to as clusters are based on multiple standardne longly or dual processor commodity computers interconnected yet a high speed communication system. A Linus Because closure is an example of a loosely coupled violent. Eightly-empled systems perform better and are physically smaller than knowly-coupled systems, but have hotorically required greater rotal processions and may deflate rapidly, under it a leastly-coupled waters are essails exceptative commodity computers and can be weycled as independent machines upon retirement from the cluster.)

Shared memory does not mean that there is a single, centralized memory. The symmetric dured-moreov, multiprocessors are known as UMAs tuniform memory access). Uniform Memory Access (LMA) is a computer memory architecture used in parallel computers having multiple processor, and probably matriple memory chaps.

All the processors in the UMA model share the physical memory uniformly. Peripherals. are also shared Cache memory may be private for each processor. In LMA architecture accessing time to a memory location is independent from which processor makes the request or which memory this commerce the larger measury data. It is used in symmetric disprocessing (SMP)

Earforn Memory Access computer architectures are often contrasted with Non-Uniform Memory Access (NUMA) architectures UMA machines are, generally, harder for ner architects to design, but causer for programmers to program, than NUMA

Non-Larform Memory Access of Non-Larform Memory Architecture (NUMA) is a company necessary design used in multiprocessors, where the memory access time depends on the numery location relative to a principle Cuder NCMA, a principle can coets its own local measure

NUMA achiectures logically follow in scaling from symmetric multiprocessing (SMP) architectures. Modern (PL), sparage consuderable faster than the exain memory they are school to. Lamenty the number of number, excesses provided the key to extracting high affacted to Limiting the humber of married, accesses provided the key to extracting right performance from a modern computer. The dramptic increase in size of the operating systems and of the applications risk on them has generally overwhelmed these each processing improvements. NUMLA interrupt to address this problem by providing separate married, for each processor, however, the performance his when several processors afternor to address the united processors. NUMLA can improve the performance more a single decided married by a factor of resolution of recognition for constant married in the contract. memory by a factor of roughts the number of processors for separate recently

elganicance of untercommection network in multiprocessor [WBUT 2012, 2014]

Ausmer:

The purpose of a science is to allow exchanging data between processors in the distributed system. Regarding this data exchange, two important terms mad in the climatered; leavest merching and network rounts. Network metching refers to the method of management on of data between processors in the network There are noughtly two classes of network switching.

- cruit switching and
- · Packet madebing.

in circuit oughing, a commodice is established between the source and destination processors which is kept intert during the entire data transmission. During this communication, no other processors can use the silocated communication channel(s) This is like how a traditional relephone works. Some of the early parallel machines used this mainthing method, but necessarys they eminds one packer switching. In packet switching, des are divided into returnety small peducts and a communication channel is afformed only for the transmission of a single packet. Thereafter, the channel may be freely town for another data transmission or for a new packer of the same transmission.

The processors in a parallel architecture must be connected in some manner Interconnection networks carry data between processors and to memory and the interconnects are made of metiches and bake (some, fiber).

interconnects we charified as static or dynamic.

Splic agreems consist of potento-ports construction links among processing elegants (Fig. and an aboreferred to as direct networks.

Dynamic adwards are built using switches and communication take. Dynamic networks age and referred to at endress networks. A surely of network repologies have been proposed and implemented. These repologies underly performance for cost. Commercial program of the production hybrid topologics for reacces of packaging, cost, and available composal.

g, Wast 49 year reaso by Program Flow Mechanism?

Authoriti
The Propiers And statement in a Van Neumann or countril flow competing model.
The Propiers to a series of addressable immediate. The Program is a series of addressable restrictions, each of which either specifies an item a foundation memory accesses of the comments or in the cities specifies an place a popular with memory, assistants of the uncreases or it specifies conditional transfer appetition and the intraction. operation was of a intraction.

nd community is conditions for determining the maximum parabetism in the guide perfection instructions:

[WBUT 2015] A- BxC

8.0.6 C+4+B

CA-104

Benefices has elaborated the work of data dependency and derived wome continions hased or which we can decide the purpletion of management of processes. Remotein conditions are based on the following two were of variables: if The Read and or input set B. that something in memory because read to the superment of instruction I₁, at the Write set or region on W. that consists of memory accesses written rate by memoritor 1. The sets R. and W. are not discore, as the same locations are used for reading and writing by St. The todowing at Permittin Parallelium conditions which are used to determine a better

statements are parallel or not Interestions of R. from which V. reads and the locations Wyongs which Sy writes must be stateably exclusive. That means S. does not read from any memory location onto which Sounder, It can be denoted as H. W. et 2) Semilarly incurrence in R. more which S. made and the locations W₁ onto which S₁.

2) Semilarly incomers or R, from which S, made are the locations W; and which S; under must be instally exclusive. That means S, does not read from any members location and which S write. It can be denoted as R; "M; mg.

3) The memory locations W, and W, once which S and S; write, should not be read by S, and S. That means K, and R, should be independent of W, and W; It can be defined

To show the operation of Bernstein's conditions consider the following instructions of sequential program:

Nove the real R1 + IB C1 s and write set of 11, 12, 13 and 14 are as follows:

W1 = (A) W2 = (B) W3 = (C) W4 = (E) R2 - (D.). R3 - (A. B. R4 - (F. D)

Now let as find our whether I'l and IJ are parallel or not KIT WZAG RZCM-Ing MIT-MZ-g

That means II and II are not redependent of each rather

Secularly For 11 12 R11 W July R31 W 140 WI WI-9

Herace II and IS are not independent of each other

CA-104

Sandardy for H 114, ROOWIE 6 RAINWING Will William Herice I' and is are independent of each other. For 12 11, R20W3+0

RHIW2po w2*W1-0

icrate |2 and | are not independent of each rither

Fo: 17 | 14, R2"\W4## R40W3-# Wanwaro


Nemoci 2 and 14 are not independent of each return

1 or 11; 14, RECEWA . R4"W7"P W319#4

Herax 13 at 14 are redependent of each other.

10. Opeign (*×)* Delta secwork.

ALMST.



[WEUT 2015]

 What is the difference between controlized chared memory and distributed shared memory? [WBUT 2016]

Aware:

Refer to Question No. Whi of Long Answer Type Questions.

Long Answer Type Questions

What is the basic purpose of Bide flow architecture? Compare it with control flow architecture.

OR.

OR.

What is the basic objective of data flow architecture? Compare It with control flow architecture. [WBUT 2005, 2615]
Another:

The data flow companies are based on a data drives reactionism. The operation of a conventional non-Neumann machine, the fundamental difference is that inspriction execution is a conventional companie is under program-flow control, whereas that it is a data flow companies is driven by the data (operand) availability. There are three basic results have the development of an ideal architecture for future computers. The final is is exceeded in the ratio with technological programs and the final is no offer better programmability in application areas. The data flow model offers at approach to meet these demands.

The control first computers are either uniquescence or parallel processors unhinerance in uniquescence owners the instructions are execution sequentially and this is called control-driven mechanism. In parallel processors or arm violated flow computers use started memory, he parallel executed instructions may cause side efficiency of other and memory, in committee computers the sequence of execution of instructions a committee by program counter register.

Shared memory cells are the memory by which data is passent between instructions. Data superants I are neteroscul by their memory andresses (variables). In the traditional sequential control flow model there is a single thread of control, which is caused from memoriation to instruction. There is more than one thread of control to be active at an instant and provide means for conferencing them threads.

 Compare dynamic connection subsorbs auch to multiplings interconnection networks and crossber switch rebearts in terms of the following characteristics: Bandwidth and Harthware complexity such as switching, arbitration, where sic.
 Compare between certralities and distributes thereof memory architecture. Which is the best architecture among them and why?

[ABUT 2007]

Associated and the content of the co



A finitioning information network may capable for performing highly reliable communications with two hardware. In the multistage interconnection network for interconnection in planning in modes, the first and final stages each mass somether monities at large at the camber of switches, at an intermediate stage. I've output ports of each note are connected to the input ports of different first stage are labeled, and two input ports are to needed to the output ports of switches of the referredists along are connected to the supra ports of first stage different switches, and the output ports of output ports of final stage different switches, and the output ports of final stage different switches, and the output ports of final stage different switches. At least on imput ports of each switch at the first stage is directly connected to a large on lope port of an optional policy of the final stage.

at each one equation of a weighting thereto community known as a constant which which is operated to switch and retrain very high speed synchronous data communitation signals without interruptions and/or conserve immediate time within in a settled, a smoother sented to a decree time or catable of characteristic time at a settle speed of characteristic data between any two decrees that are attached to it up to its inconstant number of some. The paths are up to decree that are attached to it up to its inconstant number of some. The paths are up to decree that the fixed for some decrees and catable and catable as the constant paths of the constant paths are catable as the constant paths are catally as the constant path are catally as the constant paths are catally as the constant

define to define your quarty tarteger are averagely, as a strangement in which there is continued to policy, as a strangement in which there is continued to place the place of an area general to which there is continued to place that is a decrease of the transfer of a method to place that is decreased to the continued to the decrease of the decreas

by Spirit spirits, systems from a major category of multiprocessors. In this category, all proceeds during a global factory. Continuous or increases tasks remains on determine proceeds to perform determine wrong to and bearing from the global matterly. All proceeds quantification are also accomplished on the global gas Proceeds.

CY-166




manage A shared memory computer vision consists of a set of independent processors, a set of memory anothers, and an interpretability methods. Two main grothers affect to he addressed when designing a shared names) makers performance degradation due to contentor, and concrete problems. It formance degradation might happen when multiple processors are in ma to access the dured method, sanctianed usb, A typical design properties are cause to eather the contention problem. However, having malitale capes of this, spreas throughout the cardies might lead to a coherence problem. The copies in the caches are ordered if they all equal the same value. But, if one of the processes writes over the value of one of the capies, then the capie becomes inconsistent because it so longer equals the value of the other copies, in this chapter we study a source is no coupe repose on the same of the soldier colorence problem.

The supports student include Uniform Memory Access (UMA), Non-uniform memory appea (NUMA) Cache only memory architecture (COMA). But Based Symmetric Multiprocessure. Basic Cache Coberency Methods. Saropina Protocols. Directory Based Promocella and Shared Memory Programming.


To support larger processor counts, memory must be promised among the processors rather than committeet otherwise the morney system would not be able to support the bandwidth demands of a larger number of processors without incurring exceeding large access astemay. With the rapid increase in processor performance and the assembles normals in a processor's memory bandwidth requirements, the scale of multiprocessor for which distributed memory is preferred over a single, controllized memory community to decrease in number (which is another traspor not in one small and large scale). Of course, the larger number of processors raises the need for a high bandwidth intendimental. Both direct interconnection networks (i.e. switches) and indirect networks (hyperally multidimensional meshes) are used So, we can say that distributed share memory schnecture is better than controlize memory architecture.

- Draw a 16-input Omega network using 2 × 2 serkthes as building blocks:

 | Show the setticking setting for routing a manuage from node 1011 to node \$101 and from node 0111 to node 1001 simultaneously. Does blocking exact in this case?
- permutations can be implemented in one-pass through What is the percentage of one-pass permutations among
- of passes needed to Implement any permutation [WBUT 2008]



IJ Now, we have shown the weaking setting for realing a message from node $1011^{-1}1$ to node 1001^{-2} and from node $1011^{-1}1$ to node 1001^{-2} consideratedly in the figure beice.



CA-III

There is no blacking in the above problem to in the win in the above picture ii) An example Oraque of the approximation is prevent in the active process.

iii) An example Oraque network can implement 8⁻¹ permutations in a single pass and there are used of Permutation is occupied.

There are 16, so, there are 16⁻¹ = 16⁻⁸ permutation is occurred in first pass.

So, the percentage of one-pass permutations unlong all permutations = $10^2/(16^\circ = .000205)$

iii) in general, minimum number of purces needed to implement any permutation through the network is log in, where it is the number of inputs.

4. a) What do you recen by multiprocessor system? What are the similarities and disabilitative between the multiprocessor system and multiple computer system? b) What are the different erchitectural models for multiprocessors? Explain each of TWBUT 20101

What is a Austinential difference in Interprocessor coordination mechanism between multiprocessor & multicomputer systems? Explain with reference to their [WBUT 2643]

etween toosety coupled and tightly coupled multiprocessor ich architecture is better and why? (WIGHT 2010)

Antwer: al I" part

A multiple processor system caraists of two or more processors that are compected in a manner that allows them to share the simultaneous (parallel) caucation of a given comparatoned task. Parallel processing has been selvocated as a phornising approach for ng bigt-performance computer systems. Two book requirements are interestable for the efficient now of the employee processors. These requirements are (1) low communication contrast cause processors while concepting a given last and (2) a degree of inhomos qualitism in the task. A number of communication styles exist for multiple processes networks. These can be broadly classified according to (1) the communication under (CM) or (2) the physical connection (PC). According to the CM, networks can be better dassified as (1) makiple processors (stuple address season or shared memory comparation) of (2) matriple compares (matriple authors space or message passing (responsion) According to PC, activodes can be

further chamities us (1) bes-based on (2) networked multiple processors.

in a multiprocessors system all CHIS share a in a management, bytes at the state a consistency bytesia memory, as identified in Figure below. A system based in the district of actions, like this used it called a mattiprocessor or acticities just a thered memory system


The multiprocessor model extends into software, All



He a redigroconcrash to CPLs sharing a common memory

processes working together on a multiprocessor can stare a single virtual address space mapped onto the comment memory. Any process can read or write a word of memory by just executing a LOAD or STORE instruction. Nothing site is needed. Two processes can communicate by simply having one of them write data to memory and having the other City read them, heat. Each of the 16 CPLs race a single process, which has been assigned one of the 16 sections to analyze. Some complex are the Sun Enterprise 10000, Sequent NUMA-Q. SQI Origin 2000, and HP/Corners Exempler.

In making repeate design for a parallel architecture is one in which each CPU has its own private methor), accessible only to itself and not in any other CPL. Such a design is called a multiconquiter or amountes a distributed memory system and is illustrated in Figure bears. Multicomputers are Sequently lowerly coupled. The key aspect of a multicotapeter that Goinguistes at from a multiprocessor is that each CPU in a multicotapeter that Goinguistes at from a multiprocessor is that each CPU in a multiprocessor. multicomputer has in own private, local memory that it can access by just executing LOUI and STORE inequations, but which no other CPU can access using LOAD and STORE instructions. Thus creltigrocessors have a single physical address space shared by alitine CPUs whereve multikompriners have one pity sical address space per CPU.



he A malacompoler with 16 CPUs cock

Since the CPUs as a multicomputer cannot communicate by just reading and writing the Since an appropriately read a different continuation of reading and writing the parties of pullforagents, include the IEM SPG, Intel/Sandra Option Real, and the Wiscomin appropriate of Workstations. COMCLESS of Workstown).

M There are two different authorized undeb of multiprocessor system. Fire we discuss the hole of system are not to the continue of the continu b) Two the provide district energy architectures. For multiprocessors system, First we discrete ghost of the purific for the processors to share a single committed memory and to can't, in a perific memory and to the processors and memory by a har. Weak becomes in memory and to goals. It is the processors and mannels by a bit. With large caches, the bits and to jet one of possibly one multiple basic on, minut it. ignizing the promotes are manoty by a bits. With large caches, the bits and the tight re-part, possibly only multiple banks one manoty the mattery demands of a small single of promotes. By reporting a engle how with manufact bases, or even a country, a garden of pages memory design can be estad to a few driven processors. Although off military that is technically conceivable, shown a convention of the pages. perpetual specified in the third of the control of the control processors. Although the specified in the control of the contro or stand in game tiere is a single reality transport that has a systematic relationship to CA-113

all processors and a sarform access time from any processor, these multiprocessors are m called symmetry (diagnot-memory) multiprocessors (SMPs), and this style of architecture is synctones called I. MA(uniform memory access). This type of centralisms thereal-measury architecture is currently by far the most popular organization. Figure 1 shows what these multiprocessors look like

presentation with started element, can be defined as follows:

- Altere a familiar programming style. Sometimes it is straightforward to make an existing program run on a parallel machine (with a small number of processors).
- Requires synchronization with critical regions or simuptions for shared data. The cache can help reduce the amount of communication.
- Complex hardware is needed in keep the caches correct.




Fig. State structure of a contral and thereo extensive multiprocessors

The second group currents of multiprocessors with physically distributed memory. To tapport larger processor creates, exemony most be distributed assembly the processors, rather than contrained otherwise the memory typican would not be able to support the bandwidth demands of a larger number of processers without incoming excessively long second basses. With the rapid inference is processor performance and the essectioned recrease in a processor's memory handwidth requirements, the scale of multiprocessor for which distributed nemary is preferred over a single, controlled memory continues to decrease in number (which is another easien and to use small and large scale). Of crucys, the larger number of prosthour rates his need for a high bandwidth intercumnants. Both direct interconnection inchessing (i.e., available) and indirect networks (hyposilly memory) and indirect networks (hyposilly memory). restrainmentation makes) are used. Figure below shows what these multiprocessors lock




Fig. The time exchanges of a distributed-memory main processo

The basic architecture of a distributed-memory multiprocessor coasses of individual endes containing a practicor, name martiery, typically name I/O, and an enterface to an interconnection activate that connects all the codes, individual notice may contain a small number of processors, which may be interconnected by a arrull has or a different remembered yearnings, which is less scalable than the global interconnection agreed. Digethating the messary among the nodes has two major benefits. First, it is a contesperate was to scale the memory bandwidth, if and of the accesses are to the local regreatly is the mode. Second, it reduces the berney for accesses to the local memory. Thee two advantages make distributed memory attractive at smaller processor courses as granted go over facts and require more memory bundwidth and lower memory general by the key disadversage for distributed memory architecture is that communicating ment) processors becames somewhat more complex and his higher barney, at data between there is no commentor, because the princessors on langue thanks, at least when there is no commentor, because the princessors on langue share a single least when the control of the contro perhaps a manager for interprocess continuous air

() in min's grant, each practical executions a different process. A process is a segment of e) in 1880 may be not independently, end that the state of the process is a segment of pode that may be not independently, and that the state of the process converts all the information necessary to execute that program on a processor is a multiprogrammed information, where the processors may be narround independent to. information processes may be recorded in a multiprogrammed programmed, where the processes may be removing independent takes, each process in the independent on the processes unlesses processes. Many takes, each process in environment of the processes on other processes MIMD computers with shared opically are known as nightly compiled machines. Examples are ENCORF, and Tightly-compiled multiprocessor sources contain multiple CPI is that are NALTIMAN for bus level. These CPUs may have access to a control shared mentury.

CALLIS. CA-115

interconnection though they could be implemented on top of a packet switching network. Though the network is typically used for routing purposes, it could also be used as a coprocessor to the actual processors for such uses as sorting.

Multistage Networks

Crossbars switches have excellent performance scalability but poor cost scalability. Buses have excellent cost scalability, but poor performance scalability. Multistage interconnects strike a compromise between these extremes. A number of p x q switches present in every stage of this network. There is a fixed inter stage connections present between the switches in adjacent stages as shown in the figure below.




Fig: The schematic of a typical multistage interconnection network

One of the most commonly used multistage interconnects is the Omega network. This One of the most of log p stages, where p is the number of inputs/outputs. At each stage, network consists of log p stages, where p is the number of inputs/outputs. At each stage, input i is connected to output j if;

input i is connected
$$0 \le i \le p/2 - 1$$

$$j = \begin{cases} 2i, & p/2 \le i \le p - 1 \\ 2i + 1 - p, & p/2 \le i \le p - 1 \end{cases}$$

Each stage of the Omega network implements a perfect shuffle as follows: Each stage of Omega network with the perfect shuffle interconnects and switches can now A complete Omega network with the perfect shuffle interconnects and switches can now accomplete.

Justrates. Let $\frac{s}{s}$ be the binary representation of the source and d be that of the destination be illustrated:


processor.

The data traverses the link to the first switching node. If the most significant bits of s

The data traverses, then the data is routed in page the second. The data the same, then the data is routed in pass-through mode by the switch else, it and d are to crossover. switches to crossover.

switches p is repeated for each of the log p switching stages.

POPULAR PLBUIDATIONS



The A complete orings servered connecting eight impact and a ghi resipate

6. Describe the atherest types of interconnection networks in computer systems. What is multistage switching networks? INSUT 2019:

is some networks, there are posts to point connections hawken renginboring today These envious typically are static, which implies that the point to point co-modified are

fixed State networks use direct links which are fixed once that. This type of network is suitable for building computers where communication buttons. are predicable. Well-known guarpies of state soworks are bless array, rings, mester, joins and cabon

New we consider ring as a walk informatection activors. Ring is obtained by connecting two school, King is section by control of the line of the line of the section of the a linear array, each internal mode has two neighborn.

one to its left and one to its right. The ring is like the linear array, but the dismeter of the eroson is out in half If the links are hidrenticeal.

Dynamic ecourtes are implemented with parished channels, which are dynamically configured to match contributions certaind in over program. Fearingles of Cystolic Elementation retwork are Bus served O-Makinggo renders, crossing switch beaut C-

Let us cresider, crossbur switch as dynamic interconnection network. The crosses switch corresponds to an N o M zirey. Serriconfuctor wiretes are

lacated at each of the cross points where ingua and corput with artist. We connect an input to an output by closing a cross-point at fac metacation of the






Fig.2: Crossbar and Admis

appropriate row and column. The complexity of a energiar has two cost components, one which grows in proportion to the number of inputs and outputs and the other that grows as their product. The product form is often called the cores-point court because it is directly related to the number of simple 2 x 2 cross-points required to implement it. A croastar requires N2 cross points for N pairs of terminals.

7. Describe different access methods of the memory system? What will be the meathum capacity of a memory, which uses an address bus of size 3 bit?

NURLIT 20133

DARTILLE SOUTH

There are two types of memory success, i.e. C-access and S-access memory organization. See Short Answer Type Questions, Question No. 1 and 5 for C-access memory and System memory organization.


The maximum expacity of a memory, which uses an address but of size 4 bit is 2' =256


B. What is multi-processor system? Classify & with examples. Anyther: Refer to Question No. 3 of Long Answer Type Questions.

). Construct a multiport network where three processing elements want to connect with three marriery modules. Design a network where 9 inputs want to connect with 25 outputs. What is the difference between omega network and detta network? Construct or orange network for N = 8 where M represent no. of processors, [WBUT 2016]

J" parti

A multiport retwork where three processing elements want to connect with three memory modules:





3" pert:

Difference between omega network and delta network: An NxN Omega network consists of logs. Natural stages and between two stages there is a perfect shaftle intergonnection. This network manuales a uniform connection paneon between

An emerge servor's So N = 8 where N represents not of processors:

One of the most engineesty used mathetage differencements in the Oriegas network. This servork consists of log p stages, where p is the transfer of imputatouspate. At each stage,

$$j = \begin{cases} 2i, & 0 \le j \le p/2 - 1 \\ 2i + 1 - p, & p/2 \le i \le p - 1 \end{cases}$$

CA-120


Each stage of the Omega retwork implements a perfect druffle as follows:



Fig. 1: A perfect shaffle interconnection for eight in part and contouts

A complete Group, serwork with the perfect druffly interconnects and switches can now

- Let z be the binary representation of the source and d be that of the distinction.
- The data traverous the book to the flost switching node. If the most significant bits of a and if we the same, then the dark is reasted in pass-through mode by the waits else it saniches to emissover.
- this process is repeated for each of the law a switching stages.



 $p_{\rm B} \, 2 \,$ g consider a magning result consequency eight appearance outputs

POPULAR PLBUCATIONS

tion No. 9 of Long Answer Type Questions. Refer to Gard

ery, manner revenues. Orander Searcher allow any processor in the system to connect to any other processor or sense) and a fee many processes can communicate singularientally without ey care of the many case by established as any time as long as the requested care. A new ammentum case by established as any time as long as the requested conservers and employ parts are free. Crossbur switches are used in the design of lightperformance small scale metroprocessors in the design of sources for direct recoveries. A personners can was an expense network with N inputs and M corputs which allows up to rein (A.M. auc-to-one interconnections without contention, Figure 1.1 where $a_i \in \mathcal{X}M$ constant network. Locally, M = N except for crossbars connecting percentary and reasons modules

[WBUT 2005, 2005, 2008] [MBUT 2008] WBUT 2010] (MOUT 2010, 2014)



The cost of such a recoord is GAVMs, which is problemically high with large W and M. For a consider nations, with descinated control, each switch point may have four states, as above in Figure 12. In Figure 12 (a), the input from the row complicing the switch pose has been greeted access to the corresponding entirely while inputs from apper most respecting the same empire are blocked. In Ligary 1.2 (b), an imput from an apper most been granted action to the couple. The input from the tree containing the switch point here granted active to the couple. The input from the tree containing the viented point, they not request the couple for the couple that the propagated to other wanches. In Figure 1.2 (c), an input from its stope of the star being granted access to the couplet. However, the input from the ten containing the secuch point also requests that output and it blocked. The containing the secuch point also required the constant has an appoint multicauting imple-tails adhings about



Fig 1.2. States of a switch poly

c) Multipart Network:

The bank-boord multipost memory is an approach to realtring high access beautwidth than a conventional N-part mentary cell approach. However, this method is invaliable for large numbers of parts and banks because the hardware resources of the crossbar nerwork. which commute the ports and bunks increase in proportion to the product of the number's of ports and banks.

A parallel processor array with a pun-dimensional emober switches architecture are samilgared as chasters of processors, wherein the individual processing elements within each classer are interconnected by a two directs total classer activests of crossbar revisals elements. The clasters are intercorrected via a two dimensional array network of crossbor socials elements. Input data is supplied directly into the array network of crossive switch elements, which allows an optimal mittal sentitioning of the data set

among the processing elements. A parallel processes array, as interconnection patrouck for interconnecting the processor clusters, the network including a two-dimensional mesh of much pon encoder switch elements arranged in 100% and columns in a crossbar much sements and wherein each processor disaffe is corrected to a part of a tipe crossing switch element and m a port of processor clouder which element, and wherein an input data set to be processed is a souther through into the network was crossfor switch element, input ports for inmulpartitions of the data set among the processing elements said input data set being characterized as a three characterized as a chara characterized as a give concessional case cape, and three contensional data cache being characteristic as serious risis, a first data dimension represents a sensor character dispension, a second data dimension represents a Dioppler dimension, and a third data dimension represents a Range of distancement, and wherein the interconnection network is dimension to be a partial state such that the data are constituted in the content of the con directure replication in the control state such that the data set is initially distributed arrains the configurates the processing in a first data dimension during a first processing processing characters for processing in a first processing data discussion transposition of fundamental processing processing transposition of the processing processing the processing transposition of the p fundam, and successory is a success of personnel a data dissension transposition of the data set for processing in a second data dissension by the processing claments during second processing function.

th Memory judanies:

(d) Memory judanies:

(d) Remore promotes crisines these expected properties for information enough as wigners as also as a scale; We consider that the cache memory. It in the interrupted particles, after expectation level M. represents the tape save where all the information level M. also provided the information level M. also provided can access all addressable words in M. using the virtual addressable words are described and address or the scale and address or the scale address or the scale and address or the scale a spine a serguler.

According to the archarion property, the memory, consums that present in the upper level of memory hierarchy mass present also leaves level of memory. So, we can state the unclassion property as $M_i \subseteq M_i \subseteq M_j \subseteq + M_j$

At the time of the processing recurred portion of memory M, are capited into M. Similarly subsets of M., are capsed into Mas and so on. So, if a word is found in memory M., then copies of the same word can be also found in all levels as Mill. M. s. ... M., But, a word sweed in M., may not be found in M.,

Many analoprocessors use multilevel cache biorarchico to reduce the latency of cache misses. If the eachy also provides multileyel melanion—every level of eachy hierarchy is a subset of the level further swap from the processor—then we can use the multilevel a subset of the level further swap from the processor traffic and processor ineffic, as explained eather. Thus most multiprocessors with multilevel caches exforce the inchesion property. The restriction is also called the subset property. Incasting each cacine is a subset of the cache below it is the biararchy

Interlegant is a machinique used to introve the memory performance Mismory mertenong mercases hardwidt by allowing similaritous access of more than one chank of memory. This improves the performance of the princeptor because it can transfer more information to from memory in the same amount of time. It also felps to alleviate the processor-memory bottleneck that is a major intuing factor in overall performance. Interference works by deciding the system memory into multiple blocks. If there are in numbers of blocks then this is called the m-way memory interleaving. In general transaction or few-way marketing technique is used. Each block of monory is accessed using different seas of committees, which are merged together on the memory bus. When a read or write is begun so one block, a reed or write to other blocks can be over bepast with the first one.

in an unserferred system, a main memory of size 2" a divided into remorates, where re is a positive image: (usually, $m = 2^n$ for some integer in such that $0 \le n \le n^n$ being the number of bits in a main memory address). Each main memory address is mapped to a modele, and to an address within that module Such a mapping a called a hocking school Clearly, the reapping was be uncon-one.

QUESTION 2012

Green-A

(Waltiple Chorn Type Questions) 4. Change he carried afternatives for the follow-

i) A speline stage

a) is sequental carple

to its contamptional droad

 $\sqrt{c_i^2}$ consists of both are unital and our binebonal arouts

d) form of these

Utilica son politers of successive stages of a synchronicus septime can be specified by

zi Truth table

h) Botteine labe

Y @ Recentation bable

d Parcel table

| SPARC stands be

(in) Scalable Processor And lecture

© Scalable Processor & HISC Computer

bi Superscalar Processor A 1680 Computer

II Scalable impoline Architecture

b//White of the following a not RIBC architecture characterists?

3) simplified and unified learned of code of manufacture.

a) no appointment regarder

√ c) no staroga i de logo indirection

of areal vegtras to

of the first to secure enemal marriery a same or which of the inflamming shared memory

ent becomes expense 40.00

PICLES.

O DOMA

d annual

of White clips billioning additionant correspond to win Heartean architecture

dissipation

START OF at MESO , a most a sec of TLB, to excess a physical memory security or a page of transity

A month of white me tad a con-142

A direct magnet cache memory with or blocks in nothing our which of the following soil 401

4 if we have reached cache mattery with an architectural reached cognitive scane? of Court and contraction of 2 and an architectural

to I way but appropriated

of a min or successor

of the table is contracted an electric terminal of the between an expension of

A of the processor

√ai topper Scalar procurate

of none of frees.