


# **3 Logic Circuit Analysis and Design: Circuit Minimization.**

# Analyzing Logic Circuits

1. From the given logic circuit, write the equation of the circuit;
2. Write the truth table from the equation above;
3. Summary of the operation of the circuit:
  - What conditions that provide the output of '1'
  - What conditions that provide the output of '0'

## Note:

If the given circuit is connected to another circuit,  
we need to know what would happen to that circuit, too.



It can be expressed as:  $Y = \overline{A} \overline{B} + \overline{A} B + A B$

$A$	$B$	$\overline{A} \overline{B}$	$\overline{A} B$	$A B$	$Y$
0	0	1	0	0	1
0	1	0	1	0	1
1	0	0	0	0	0
1	1	0	0	1	1

# Designing Logic Circuits

From the desired output, write the corresponding **Truth Table**;

- Assign the number of Inputs and Outputs;
- Find the relationship between Inputs and Outputs for all cases;
- Write the **Truth Table**.

Write a **Boolean Equation** from that **Truth Table**;

- In the configuration of either **Sum of Product** or **Product of Sum**.

# Designing Logic Circuits

- The Boolean Equation comes from the Truth Table in the configuration of SOP (or POS),  
is NOT the shortest equation.
- Sometimes the Boolean Equation could be able to be combined several terms in its equation.
- The better equation need to be shorter,  
or has less terms and less number of variables;
- Consequently, the corresponding circuit would be more economical.

# Designing Logic Circuits

If we want to reduce the number of gates in the circuit, we need to minimize the output **Equation** by

- To have the least number of terms, or
- To have the least number of variables in the terms, or
- To arrange the term(s) in equation to the appropriate format/gate, repeatedly.

So how could we obtain the **SHORTER** equation?

# Designing Logic Circuits

We can minimize a logical **Equation** by 3 methods:

- Boolean Algebra Method.
- Karnaugh Map Method
- Quine-McCluskey Method

# Boolean Algebra

- Use **Algebraical Rules** to reduce the terms in the logical equations;
- The principle was proposed by George **Boole**;
- This method is so-called as **Boolean Algebra**;
  - ➔ The theory of logical relationships;
  - ➔ Using basic operators: NOT, AND ( $\cdot$ ) and OR ( $+$ )
  - ➔ The principle has logical **relationships**, as follows.

# Boolean Algebra

The Boolean algebra consists of basic **11** relationships:

$$\overline{\overline{A}} = A$$

$$A \cdot A = A$$

$$A \cdot 0 = 0$$

$$A + 0 = A$$

$$A + \overline{A} = 1$$

$$A \cdot B + A \cdot C = A \cdot (B + C)$$

$$A + A = A$$

$$A \cdot 1 = A$$

$$A + 1 = 1$$

$$A \cdot \overline{A} = 0$$

$$A + \overline{A} \cdot B = A + B$$

# Boolean Algebra


## 1. Inverse

Give the output with the opposite logic to the input:

If  $A = 0$ , then  $\bar{A} = 1$  and  $\overline{\overline{A}} = 0$

And  $A = 1$ , then  $\bar{A} = 0$  and  $\overline{\overline{A}} = 1$

Then  $\overline{\overline{A}} = A$




# Boolean Algebra

2. AND with 0:

$$A \cdot 0 = 0$$

Put Zero to the input of AND gate, make the output to be Zero.

➤ Force the output of the AND gate to be Zero.



# Boolean Algebra


3. OR with 0:

$$A + 0 = A$$

If  $A = 1$ , then the output will be 1.

And if  $A = 0$ , then the output will be 0.

➤ Use to drive the next circuit by the OR gate.




# Boolean Algebra

**4. AND with 1:**  $A \cdot 1 = A$

If  $A = 1$ , then the output will be 1.

And if  $A = 0$ , then the output will be 0.

➤ Use to drive the next circuit by the AND gate.




# Boolean Algebra

5. OR with 1:  $A + 1 = 1$

Put One to the input of OR gate, make the output to One, too.

- Force the output of the OR gate to One/High state.




# Boolean Algebra

## 6. OR with itself: $A + A = A$

Tie the signal at the input of the OR gate,  
the output will produce that signal.

- Reproduce the same signal at the output by the OR gate.




# Boolean Algebra

## 7. AND with itself: $A \cdot A = A$

Tie the signal at the input of the AND gate,  
the output will produce that signal.

- Reproduce the same signal at the output by the AND gate.




# Boolean Algebra

## 8. OR of the Complement Pair: $A + \bar{A} = 1$

If  $A = 1$ , so  $\bar{A} = 0$  then the output will be 1.

And if  $A = 0$ , so  $\bar{A} = 1$  then the output will be 1.

➤ OR of the Complement Pair always produces 1




# Boolean Algebra

## 9 AND of the Complement Pair: $A \cdot \bar{A} = 0$

If  $A = 1$ , so  $\bar{A} = 0$  then the output will be 1.

And if  $A = 0$ , so  $\bar{A} = 1$  then the output will be 1.

➤ AND of the Complement Pair always produces 0



# Boolean Algebra

10. Association:  $A \cdot B + A \cdot C = A \cdot (B + C)$

Proved by the truth table below:

A	B	C	AB	AC	$AB+AC$	$B+C$	$A \cdot (B+C)$
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	0	1	0
0	1	1	0	0	0	1	0
1	0	0	0	0	0	0	0
1	0	1	0	1	1	1	1
1	1	0	1	0	1	1	1
1	1	1	1	1	1	1	1

# Boolean Algebra

11.  $A + \overline{A} \cdot B = A + B$

Proved by the truth table below:

$A$	$B$	$\overline{A}$	$\overline{A} \cdot B$	$A + \overline{A} \cdot B$	$A + B$
0	0	1	0	0	0
0	1	1	1	1	1
1	0	0	0	1	1
1	1	0	0	1	1

# De' Morgan Theory

## De Morgan's Theory

- Used to convert the logic terms between (N)AND and (N)OR;

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

NAND  $\leftrightarrow$  OR


$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

NOR  $\leftrightarrow$  AND

# De' Morgan Theory

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

A	B	$A \cdot B$	$\overline{A \cdot B}$	$\bar{A}$	$\bar{B}$	$\overline{\bar{A} + \bar{B}}$
0	0	0	1	1	1	1
0	1	0	1	1	0	1
1	0	0	1	0	1	1
1	1	1	0	0	0	0




NAND of 2 inputs = OR with NOT inputs

# De' Morgan Theory

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

A	B	$A \cdot B$	$\overline{A + B}$	$\bar{A}$	$\bar{B}$	$\overline{A \cdot B}$
0	0	0	1	1	1	1
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	0



NOR of 2 inputs = AND with NOT inputs


# Minimization by Boolean Algebra

Minimize the obtained equation by the 11 relationships in the Boolean Algebra:


- To get less terms; [ or Number of gates ]
- To get less operators/variables; [ or Number of gates ]
- To get the desired gates. [ use ONLY NANDs/NORs ]  
(Using De' Morgan) (Used in IC Design Fabrication)

# Minimization by Boolean Algebra

**Example:** Minimize the circuit below





$$Y = \overline{A} \overline{B} + \overline{A}B + AB$$



$$Y = \overline{A} + B$$


# Minimization by Boolean Algebra

**Example:** Minimize the circuit below



# Minimization by Boolean Algebra

**Example:** Minimize the logic circuit



$$\begin{aligned}Y &= ABCD + ABC\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} \\&= ABC(D + \bar{D}) + \bar{A}\bar{B}C(D + \bar{D}) \\&= ABC + \bar{A}\bar{B}C \\&= (AB + \bar{A}\bar{B})C \\&= \overline{A \oplus B} \cdot C\end{aligned}$$

# Produce the Logic Equation from Truth Table

**Example:** Find the Boolean Eq. from the truth table.

Input			Output
A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

**Solution:** Found that the outputs of '1' occur at ABC of 011, 110 and 111.

$$Y = 011 + 110 + 111$$

$$Y = m_3 + m_6 + m_7$$

$$Y = \Sigma m(3, 6, 7) = F(A, B, C)$$

$\bar{A}BC$  Which is another way to write the SOP output by minterms.

And produces the output equation:

$$ABC \quad Y = \overline{\bar{A}BC} + \overline{ABC} + \overline{ABC}$$

**Example:** Design the circuit from the logic equation:


$$Y = \overline{A}BC + A\overline{B}\overline{C} + ABC$$

$$= \overline{A}BC + AB(\overline{C} + C)$$

$$= \overline{A}BC + AB$$

$$= B(\overline{A}C + A)$$

$$= B(A + C)$$



**Example:** Design the circuit from the truth table:

Input			Output
A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

$$\overline{A}\overline{B}\overline{C}$$

$$\overline{A}\overline{B}C$$

$$\overline{A}BC$$


$$A\overline{B}\overline{C}$$

$$ABC$$

$$ABC$$

**Example:** Design the circuit from the logic equation:

$$\begin{aligned} Y &= \overline{\overline{A}} \overline{\overline{B}} \overline{\overline{C}} + A \overline{\overline{B}} \overline{\overline{C}} + AB \overline{\overline{C}} + \overline{\overline{A}} \overline{\overline{B}} C + \overline{\overline{A}} B C + A B C \\ &= \overline{\overline{B}} \overline{\overline{C}} (A + \overline{\overline{A}}) + A B (C + \overline{\overline{C}}) + \overline{\overline{A}} C (B + \overline{\overline{B}}) \\ &= \overline{\overline{B}} \overline{\overline{C}} + A B + \overline{\overline{A}} C \end{aligned}$$



# XOR & XNOR Gates using Boolean Algebra.

$$Y_1 = A \oplus B$$

$$= A \bullet \bar{B} + \bar{A} \bullet B$$

$$Y_2 = \overline{A \oplus B}$$

$$= \overline{A \bullet \bar{B} + \bar{A} \bullet B}$$

$$= (\overline{A \bullet \bar{B}}) \bullet (\overline{\bar{A} \bullet B})$$


$$= (\bar{A} + B) \bullet (A + \bar{B})$$

$$= (\bar{A} + B) \bullet A + (\bar{A} + B) \bullet \bar{B}$$


$$= \bar{A}A + AB + \bar{A}\bar{B} + B\bar{B}$$

$$= \bar{A}\bar{B} + AB$$

# XOR & XNOR Gates using SOP Form.



$$Y = A \oplus B$$



$$Y = \overline{A \oplus B}$$


Input		Output
$A$	$B$	$Y$
0	0	0
0	1	1
1	0	1
1	1	0

$$\begin{aligned} &\bar{A} \cdot B \\ &A \cdot \bar{B} \end{aligned}$$


Input		Output
$A$	$B$	$Y$
0	0	1
0	1	0
1	0	0
1	1	1

$$\bar{A} \cdot \bar{B}$$

$$A \cdot B$$




$$Y = \bar{A}B + A\bar{B}$$



$$Y = \bar{A}\bar{B} + A\bar{B}$$

# Logical Circuit Design: Half-Adder [1]



Input		Output	
A	B	C <sub>o</sub>	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$Sum = A \oplus B$$

$$= \overline{\overline{A} \oplus B}$$


$$= \overline{\overline{A}\overline{B}} + \overline{AB}$$

$$= \overline{\overline{A}\overline{B}} + AB$$


$$= \overline{\overline{A} + B + \overline{AB}}$$

$$C_o = \overline{A \bullet B}$$

# Logical Circuit Design: Half-Adder [2]




6 Gates



3 Gates

# Logical Circuit Design: Full Adder [1]

Input			Output	
$C_{in}$	A	B	$C_o$	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




## Logical Circuit Design: Full Adder [2]

$$\begin{aligned}Sum &= \overline{\overline{A}\overline{B}\overline{C}}_{in} + \overline{\overline{A}\overline{B}\overline{C}}_{in} + \overline{\overline{A}\overline{B}\overline{C}}_{in} + \overline{ABC}_{in} \\&= (\overline{AB} + \overline{AB})\overline{C}_{in} + (\overline{\overline{AB}} + AB)C_{in} \\&= (A \oplus B)\overline{C}_{in} + (\overline{A \oplus B})C_{in} \\&= (A \oplus B) \oplus C_{in}\end{aligned}$$


$$\begin{aligned}C_O &= \overline{\overline{A}\overline{B}C}_{In} + A\overline{\overline{B}C}_{In} + A\overline{B}\overline{\overline{C}}_{In} + ABC_{In} \\&= C_{In}(\overline{AB} + A\overline{B}) + AB(\overline{C}_{In} + C_{In}) \\&= C_{In}(A \oplus B) + AB\end{aligned}$$

# Logical Circuit Design: Full Adder [3]

$$Sum = (A \oplus B) \oplus C_{in} \quad C_o = C_{In}(A \oplus B) + AB$$




# Logical Circuit Design: Full Adder [4]




$$Sum = (A \oplus B) \oplus C_{in}$$

$$C_o = C_{in}(A \oplus B) + AB$$




# Logical Circuit Design: Full Adder [5]




Sum

13 Gates



$C_o$



7 Gates

$C_o$


# Boolean Algebra Usage: Summary

- The Boolean Algebra can be used to reduce the terms in the output equation,
- But we have to **recall** all rules in the theory;
- This requires some **practice and experience** to manage the terms in the equation;
- So, the method is suitable for the system with **several** inputs.
- For the system with **more** inputs, we would rather use:
  - Karnaugh Map
  - Quine-Mc Cluskey Method.

# Karnaugh Map

- Karnaugh's Map is a Table of  $2^m \times 2^n$ ,
- where  $m + n =$  total number of the variables.
- The column and row are in the sequence of the grey codes: 000, 001, 011, 010,...
- First, we put the '1' marks on the diagram corresponds to the individual minterms, and the '0' marks for the rest.
- Typically, total number of variables is not more than 4,
- Otherwise, the diagram would get too big to handle, more complicated to consider.

# Karnaugh Map



K-Map Plot:

$$Y = F(B, A)$$

		A	$\bar{A}$	
		B	$\bar{B}$	
		$\bar{B}$	$\bar{B}\bar{A}$	$\bar{B}A$
		B	$B\bar{A}$	BA

$$Y = F(C, B, A)$$





		BA	$\bar{B}A$	BA	$\bar{B}\bar{A}$		
		C	$\bar{C}$	$\bar{C}\bar{B}\bar{A}$	$\bar{C}\bar{B}A$	$\bar{C}BA$	$\bar{C}\bar{B}\bar{A}$
		$\bar{C}$	$C\bar{B}\bar{A}$	$C\bar{B}A$	$CBA$	$CB\bar{A}$	
		C	$C\bar{B}\bar{A}$	$C\bar{B}A$	$CBA$	$CB\bar{A}$	

$$Y = F(D, C, B, A)$$

		BA	$\bar{B}A$	BA	$\bar{B}\bar{A}$	
		$\bar{DC}$	$\bar{C}\bar{B}\bar{A}$	$\bar{C}BA$	$\bar{DC}BA$	$\bar{DC}\bar{B}\bar{A}$
		$\bar{DC}$	$\bar{DC}\bar{B}\bar{A}$	$\bar{DC}BA$	$\bar{DC}BA$	$\bar{DC}\bar{B}\bar{A}$
		DC	$DC\bar{B}\bar{A}$	$DC\bar{B}A$	$DCBA$	$DC\bar{B}\bar{A}$
		$D\bar{C}$	$D\bar{C}\bar{B}\bar{A}$	$D\bar{C}BA$	$D\bar{C}BA$	$D\bar{C}\bar{B}\bar{A}$

# Karnaugh Map

K-Map Plot:



## Karnaugh Map: How to use it

- Fill the outputs (0/1) into the condition corresponding to the individual minterms in the Karnaugh's diagram;
- Marks (encircle) all the outputs of '1';
- Try to make a group the output of '1' with the neighboring output(s) of '1' to make a bigger **group of  $2, 4, 8, \dots, 2^n$**  by drawing a bigger circle around either **in line** or **in square**.
- In the individual group, take away the variable that has changed its logic, namely, we can reduce that variable from the minterms;
- Finally, collect/sum all the outcome products as the output equation.

# Karnaugh Map : Example 1

Input			Output
A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

$$\begin{aligned}
 Y &= F(A, B, C) = \sum \text{Min}(0, 1, 2, 3, 7) \\
 &= \sum m(0, 1, 2, 3, 7)
 \end{aligned}$$

$\begin{matrix} AB \\ \backslash \\ C \end{matrix}$


	00	01	11	10
0	1	1	0	0
1	1	1	1	0

$\begin{matrix} BC \\ \backslash \\ A \end{matrix}$

0	00	01	11	10
1				

# Karnaugh Map : Example 1

Input			Output
A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1




$$Y = \overline{A} + BC$$

## Karnaugh Map : Example 2

Input			Output
$A$	$B$	$C$	$Y$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$Y = F(A, B, C) = \Sigma \text{Min}(1, 5, 6, 7)$$




$$Y = AB + \bar{B}C$$

$A$	$BC$	00	01	11	10
0					
1					

# Karnaugh Map : Example 3

Input				Output
A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

$$Y = F(A, B, C, D) \\ = \Sigma \text{Min}(0, 2, 5, 8, 10, 12, 13, 14, 15)$$



$$Y = AB + \overline{BD} + \overline{BC}D$$

## Karnaugh Map : Example 4

Simplify (minimize) this Boolean equation

$Y = F(A, B, C, D) = \sum m(2, 3, 6, 10, 11)$  using the Karnaugh Map.

### Solution

The first step is to change the Boolean equation to the Sum of Product form:

$$Y = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}CD + \overline{A}B\overline{C}\overline{D} + A\overline{B}CD + A\overline{B}\overline{C}\overline{D}$$

Then draw the Karnaugh Map as follows:


## Karnaugh Map : Example 4

AB \ CD	00	01	11	10
00	0	0	1	1
01	0	0	0	1
11	0	0	0	0
10	0	0	1	1

Then gets the Answer:  $Y = \bar{B}C + \bar{A}CD$

# Karnaugh Map : Example 5

Determine the product terms for each of the Karnaugh maps in Figure 4–32 and write the resulting minimum SOP expression.



**FIGURE 4-32**

### Solution

The resulting minimum product term for each group is shown in Figure 4–32. The minimum SOP expressions for each of the Karnaugh maps in the figure are

- |                                             |                                      |
|---------------------------------------------|--------------------------------------|
| (a) $AB + BC + \bar{A}\bar{B}\bar{C}$       | (b) $\bar{B} + \bar{A}\bar{C} + AC$  |
| (c) $\bar{A}B + \bar{A}\bar{C} + A\bar{B}D$ | (d) $\bar{D} + A\bar{B}C + B\bar{C}$ |

# Karnaugh Map : Don't Care Case

## Don 't Care

- The case that can be ignored its logic value;
- Expressed by the symbol  $d$ , ( $x$ ,  $*$ , ... );
- Therefore,  $d$  could be any logic either 0 or 1;
- Help to simplify the output equation since it can be any logic:

Typically, Set  $d = 1$  for SOP form;

Set  $d = 0$  for POS form.

## Minimize the case with Don't Care:

Set logic of the Don't Care that helps for Output Minimization;

- All '1' state need to be used;
- But Just use ONLY the Don't Cares as necessary.

# Karnaugh Map: Don't Care Case

Use the Karnaugh Map to design circuits for the truth table below.

Input N	Input				Output Y
	A	B	C	D	
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	d
11	1	0	1	1	0
12	1	1	0	0	d
13	1	1	0	1	d
14	1	1	1	0	d
15	1	1	1	1	1

$$Y = F(A, B, C, D)$$


$$= \sum m($$

$$+ \sum d($$

# Karnaugh Map: Don't Care Case

$$Y = F(A, B, C, D) = \sum m(0, 2, 5, 7, 8, 15) + \sum d(10, 12, 13, 14)$$

AB \ CD	00	01	11	10
00	1	0	0	1
01	0	1	1	0
11	d	d	1	d
10	1	0	0	d



$$Y = BD + \overline{B}\overline{D}$$