cross in virtual page 8's entry with a 1, so that when the trapped instruction executed, it will map virtual address 32780 to physical address 4108 (4096)

Now let us look inside the MMU to see how it works and why we sen to use a page size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that is a power of 2. In Fig. 3-10 we see an experience of the page and size that it is a power of 2. In Fig. 3-10 we see an experience of the page and size that it is a power of 2. In Fig. 3-10 we see an experience of the page and size that it is a power of 2. In Fig. 3-10 we see an experience of the page and size that it is a power of 2. In Fig. 3-10 we see an experience of the page and size that it is a power of 2. In Fig. 3-10 we see an experience of the page and size that it is a power of 2. In Fig. 3-10 we see an experience of the page and size that it is a power of 2. In Fig. 3-10 we see an experience of the page and size that it is a power of 2. In Fig. 3-10 we see an experience of the page and size that it is a power of 2. In Fig. 3-10 we see an experience of the page and size that it is a power of 2. In Fig. 3-10 we see an experience of 2. In Fig. 3-10 we see a




Figure 3-10. The internal operation of the MMU with 16 4-KB pages.

The page number is used as an index into the **page table**, yielding the of the page frame corresponding to that virtual page. If the *Present/absel* 0, a trap to the operating system is caused. If the bit is 1, the page frame found in the page table is copied to the high-order 3 bits of the output along with the 12-bit offset, which is copied unmodified from the incoming address. Together they form a 15-bit physical address. The output register put onto the memory bus as the physical memory address.