


3-port memory cell



op1_addr0
op2_addr0
w_data0

op1_addr1
op2_addr1
w_data1

op1_addr2
op2_addr2
w_data2

op1_addr3
op2_addr3
w_data3

rst_n
clk

 sel | 10 | op1

 sel | 10 | op2

 sel | 11 | op1

 sel | 11 | op2

This module has no diagram, it is implemented directly in Verilog.

R1[2]

R2[2]

R3[2]

R4[2]

R4[2]

R5[2]

R6[2]

R8[2]

R9[2]

R10[2]

R11[2]

R12[2]

R13[2]

R14[2]

R15[2]

R16[2]

Last Written Register

Legend

1-bit control line

5-bit address line

2-bit lane address line

32/64-bit data line