





3-port memory cell



Last Written Register



This module has no diagram, it is implemented directly in Verilog.

- R1[2]
- R2[2]
- R3[2]
- R4[2]
- R5[2]
- R6[2]
- R7[2]
- R8[2]
- R9[2]
- R10[2]
- R11[2]
- R12[2]
- R13[2]
- R14[2]
- R15[2]
- R16[2]

Legend

- 1-bit control line
- 5-bit address line
- 2-bit lane address line
- 32/64-bit data line