






3-port memory cell



Last Written Register



This module has no diagram, it is implemented directly in Verilog.

