## Atomics in Arm: Are they ruining your performance?

Ricardo Jesus and Michèle Weiland

EPCC, The University of Edinburgh

ISC 2022 AHUG Workshop





- Introduction
- The problem
- Benchmarking compare-and-swap operations
- Experiments and observations
- Conclusions

- Atomics are <u>indivisible</u> operations <u>guaranteed to run to completion</u> without interference from other threads
- Compare-and-swap (CAS) is one of the most common and general atomic operations
  - Allows a thread to atomically compare a memory location with a given value and, if the values match, to write another value in that memory location
  - Used to implement locks, semaphores, concurrent data structures, etc
- In AArch64 CAS operations can be implemented via <u>LL-SC</u> pairs of instructions or <u>explicit CAS</u> instructions (LSE, Armv8.1+)

The performance of LL-SC/CAS approaches can be <u>fundamentally</u> different on different micro-architectures

- The RAJA Performance Suite (RAJAPerf)<sup>1</sup> is a benchmark suite consisting of loop-based kernels extracted from HPC applications, other benchmark suites, etc
- PI\_ATOMIC is one of RAJAPerf's kernels. It computes  $\pi$  via

$$\pi = 4\arctan(1) = 4\int_0^1 \frac{1}{1+x^2} dx$$
 (1)

- Multiple implementations such as sequential, <u>OpenMP</u>, and RAJA
- Useful to <u>assess the performance</u> of OpenMP atomics in high contention

```
double *pi = ...;

#pragma omp parallel for

for(int i = 0; i < N; ++i) {

   double x = ((double)i + 0.5) * dx;

#pragma omp atomic

*pi += dx / (1.0 + x * x);

}


pi *= 4.0;</pre>
```

<sup>1</sup>https://github.com/LLNL/RAJAPerf

## The problem: Poor performance on PI\_ATOMIC

- We were using RAJAPerf to compare A64FX, ThunderX2, and AMD EPYC 7742 processors
- The PI\_ATOMIC kernel stood out as the single worst-performing kernel on Arm
- Fundamental difference in the behaviours of the EPYC and the Arm-based CPUs
  - On the EPYC 7742, the running time stays constant for multi-threaded runs
  - On the A64FX/TX2, the running time grows linearly with the no. threads

- 50 repetitions of 1,000,000 iterations each (default parameters)
- Optimisation flags shown later



## Inspecting PI\_ATOMIC's assembly

- Assembly<sup>1</sup> is identical for x86 and AArch64 targets
- Move value from GP to FP register, operate, move result back and attempt CAS
- Unnecessary jump present in both targets

```
/*
                 ASM (x86)
.L2:
          %rdx. %xmm2
                          // move x to XMM
  vmova
                            // create copy
          %rdx, %rax
 mov
         %xmmO, %xmm2, %xmm1
 vaddsd
          %xmm1, %rcx // move result back
  vmova
 lock cmpxchg %rcx. (%rdi) // attempt CAS
  ine
          .L4
                           // retru if fail
.1.4:
          %rax, %rdx
 mov
          .L2
  jmp
```

```
/*
                     ASM (A64)
     .1.2:
                d1, x2 // move to FP register
       fmov
                x3, x2
                                // create copy
       mov
       fadd
                d1. d0. d1
                              // compute x+1.0
6
       fmov
                x4, d1
                         // move result back
                x3, x4, [x0]
                                // attempt CAS
       casal
       CMD
                x2. x3
Q
       bne
                .L4
                              // retru if fail
     . I.4 :
                x2, x3
       mov
13
                .L2
       h
```

<sup>&</sup>lt;sup>1</sup>Compiled with GCC 11.2 and -03 -fopenmp -march=znver2/-mcpu=a64fx.

- Threads <u>concurrently increment a counter</u> iters times each using CAS operations
- Measure: average time and average number of attempts per increment
- A few parameters:
  - counter type: uint64\_t, double
  - strategy: CAS, LL-SC
  - memory order: relaxed, acquire, release, acquire-release
- Kernels are implemented in assembly (next slide)

```
#include <cstdint>
     template <typename counter t>
     uint64 t kernel(uint64 t iters, counter t* mem.
                      bool weak, int memorder)
       uint64_t attempts = 0;
       do {
         counter t expected, desired:
         do {
            attempts++;
            expected = *mem;
           desired = expected + 1:
         } while(!__atomic_compare_exchange(
14
                            mem, &expected, &desired,
16
                            weak, memorder, memorder));
17
       } while(--iters):
18
       return attempts:
19
```

• From left to right: double kernel for x86, uint64\_t kernel for AArch64 with CAS strategy, and double kernel for AArch64 with LL-SC strategy

```
kernel dbl x86:
       xor %r8d, %r8d
                                lea 0x1(%rax), %rcx
        vmovsd one. %xmm0
                                for uint64 t kernel
      loop_dbl_x86:
       mov (%rsi), %rax
     try dbl x86:
        inc %r8
        vmovg %rax, %xmm1
        vaddsd %xmm0, %xmm1, %xmm2
        vmova %xmm2, %rcx
1.1
        lock cmpxchg %rcx, (%rsi)
        jne try_dbl_x86
       dec %rdi
14
        ine loop dbl x86
        mov %r8. %rax
16
       ret
17
      one:
18
        .double 1.0
```

```
kernel u64 cas:
       mov x9. 0
     loop_u64_cas:
       ldr x2. [x1]
     trv u64 cas:
       add x9, x9, 1
       add x3, x2, 1
1.1
       mov x4, x2
       cas x2, x3, [x1]
13
       cmp x2, x4
14
       bne trv u64 cas
15
       subs x0, x0, 1
16
       bne loop u64 cas
17
       mov x0, x9
18
       ret.
```

```
kernel dbl ldxr stxr:
       mov x9. 0
       fmov d0, 1.0
     loop_dbl_ldxr_stxr:
       ldxr x2. [x1]
       add x9, x9, 1
       fmov d1, x2
       fadd d1, d0, d1
       fmov x3, d1
11
       stxr w4, x3, [x1]
13
14
       cbnz w4. loop dbl ldxr stxr
15
       subs x0, x0, 1
16
       bne loop dbl ldxr stxr
17
       mov x0, x9
18
       ret
```


- All measurements taken in exclusive mode
- Each thread runs for 100,000 iterations
- Threads pinned to cores and placed close to each other (OMP\_PLACES=cores and OMP\_PROC\_BIND=close)

System	Processor	No. cores	Compiler	Flags
Fulhame	ThunderX2	2×32	GCC 10.1.0	-O3 -fopenmp -mcpu=native
Isambard 2	A64FX	48	GCC 11.1.0	-O3 -fopenmp -mcpu=native
C6g	Graviton2	64	GCC 10.3.1	-O3 -fopenmp -mcpu=native
C7g	Graviton3	64	GCC 10.3.1	-O3 -fopenmp -mcpu=native
ARCHER2	EPYC 7742	2×64	GCC 11.2.0	-O3 -fopenmp -march=native
ICX	Xeon Gold 6330	2×28	GCC 11.2.0	-O3 -fopenmp -march=native


- Only show results for cas and ldxr+stxr are shown (i.e. relaxed memory order)
- Same trends with other memory orders (correlation coefficient below)

memory	A64FX		Graviton2		ThunderX2	
order	uint64_t	double	uint64_t	double	uint64_t	double
casa	0.9999	0.9993	1.0000	1.0000	0.9998	0.9998
casl	1.0000	0.9989	1.0000	1.0000	0.9999	0.9998
casal	0.9999	0.9989	1.0000	1.0000	0.9999	0.9997
ldaxr+stxr	1.0000	1.0000	0.9636	0.9559	0.9997	0.9994
ldxr+stlxr	0.9999	1.0000	0.9621	0.9380	0.9989	0.9987
ldaxr+stlxr	0.9999	1.0000	0.9638	0.9633	0.9983	0.9983


- Two types of behaviour in terms of average time per increment
  - **Linear scaling** on Graviton2, x86 CPUs, and A64FX (on the uint64\_t kernel)
  - Quadratic scaling on ThunderX2 and A64FX (on the double kernel)
- Behaviour exhibited by the double kernel matches that seen in PI\_ATOMIC




- Analogous trends in terms of average number of attempts per increment
  - Constant on Graviton2, x86 CPUs, and A64FX (on the uint64\_t kernel)
  - Linear scaling on ThunderX2 and A64FX (on the double kernel)
- Explains the slowdown
- Suggests a lack of built-in backoff mechanisms in the A64FX and ThunderX2




- Tested by inserting add instructions to the body of the integer kernel ("additional latency of loop body")
- **Linear behaviour** if number of instructions inserted ≤ 39
- Sharp transition to quadratic behaviour if  $\geq 40$  instructions inserted
  - ⇒ Matches double kernel



- Flat <u>2–3x speedup on ThunderX2</u> over CAS
- The double LL-SC kernel exhibits linear scaling on the A64FX
  - For high thread counts  $\Rightarrow$  speedup of more than 20x vs. CAS



- With LL-SC, average time per increment <u>increases</u> as the number of increments performed increases
- This contrasts with CAS, which is invariant to the number of increments per thread
- For a relatively small no. increments (<100,000), LL-SC approach can still bring significant speedups (2–3x) over CAS



- The newer LSE CAS instructions do not perform optimally on either the A64FX or ThunderX2
  - They can cause very significant slowdows whereby the average <u>time per successful</u>
     <u>CAS</u> operation **quadruples** as the no. threads attempting the operation doubles
  - On the A64FX this behaviour arises when the <u>time to prepare</u> the CAS operation <u>rises above a critical value</u> around the 40 clock cycles mark
- Despite being older, the LL-SC instructions can provide significant speedups when compared to the newer CAS instructions on all Arm-based CPUs we tested
  - Flat 2–3x speedups on ThunderX2 and on Graviton2/3 (for low iteration counts)
  - On the A64FX, LL-SC reduces the quadratic scaling seen with CAS instructions to the expected linear scaling
    - ⇒ For high thread counts, this results in speedups of over 20x
- We are currently working with vendors to understand the reasons leading to these behaviours and to develop optimised atomic primitives for their microarchitectures

Questions?

