
on arm

Teratec Hackathon

AHUG Workshop ISC 2023

Gilles Tourpe - HPC Business Developer - AWS gtourpe@amazon.fr
Conrad Hillairet - Staff HPC Engineer - Arm conrad.hillairet@arm.com

25th May 2023



Overview and genesis

TERATEC

- AWS and TERATEC
- Proposal / Objectives
 - Educate next HPC talents
 - Think HPC differently / Reality check
 - Promote/Support arm64 ecosystem
 - Accelerate adoption
 - Accelerate tools maturation

HackathonHPC Optimisation des codes industriels En ligne / 28 novembre-5 décembre 2022

Principe



Rassembler les étudiants HPC de niveau M2 dans une compétition virtuelle autour des codes de calcul fournis notamment par EDF (code Saturne et Telemac) et la CGG



Cette compétition s'appuiera sur les instances AWS basées sur les technologies Arm. Ces architectures cibles (processeur AWS Graviton 2 et 3) proposent certaines approches (écosystème logiciel, design) motivant un effort spécifique par rapport aux architectures classiques de type



Ce hackathon est structuré autour de codes de calcul, d'environnements logiciels et de solutions matérielles déjà éprouvés par les industriels. Les recettes de compilation,

les phases d'optimisation ont été validées en amont de cet événement. Les étudiants seront donc dans un cadre proche d'une session de travaux pratiques guidés avec l'opportunité d'accroitre leur compréhension des enjeux industriels autour de la simulation haute performance.

Modalités

Portage: Valider l'application sur architectures Arm (Graviton2/Graviton3) en se focalisant sur le cas test fourni par le partenaire industriel. La validation s'effectuera par le biais d'une comparaison des fichiers résultats et/ou en comparant les résultats sur différentes plateformes (x86/Arm)

Profiling: Utiliser les outils classiques de profilage des applications permettant d'identifier les verrous en termes de performance, etc. Identifier les hotspots de ces applications (rapport du compilateur, analyse dynamique du code...)

Optimisation avancée: Apporter certaines modifications aux codes afin d'améliorer les performances. Pour les applications de taille modeste (e.g. code CGG, il pourra s'agir de rajouter des directives OpenMP ou de modifier l'organisation des boucles ...). Dans le cas des codes complexes, les participants pourront se concentrer sur l'impact des différentes chaines de compilation et travailler à l'extraction de certain noyaux (mini-apps)

Codes proposés

CGG Noyau sismique

EDF Code_Saturne

EDF Code Telemac




Webinaire de présentation: 7 octobre 2022 de 16h00 à


Prochaines étapes

Formation libre: Octobre-Novembre 2022 Hackathon: du 28 novembre au 5 décembre

2022 en virtuel



















Big love to...















Modus operati

Provide students with a Cloud HPC infrastructure to use AWS c7g instances using AWS Graviton3

Provide them a 1st hand experience on using new ARM processors, new architectures, new tools to optimise a mini-app provided by CGG and port a production grade code on a HPC Cloud infrastructure


100% of the participating teams (10) were to port CGG Stencil code (50% of the evaluation) and then either choose to port Code Telemac or Code Saturne from EDF R&D (50% of the evaluation)




AWS Graviton3



Hardware based on Arm technologies








Architecture overview and UCit platform used to deliver it

UCIT

Hackathon: The Architecture



- Each cluster is fully isolated from the others (network, accounts...)
- Job scheduler: SLURM
- Compute: 2 partitions
 - Small: c7g.4xlarge (4 vCPUs, 32 GiB) limit 4 instances
 - Large: c7g.16xlarge (64 vCPUs, 128 GiB) limit 4 instances
 - > 272 vCPUs available
- Storage: Shared NFS 500GiB
- Remote access
 - SSH connection to frontend node through login/password
 - Web portal EnginFrame + remote desktop on frontend node



Results

- + 10 teams registered
- + 7 actively participated

En s'appuyant sur ces codes industriels, ce hackathon HPC organisé par Teratec et AWS avec le soutien d'ARM et d'UCit a permis aux étudiants d'accroître leur compréhension des enjeux industriels autour de la simulation haute performance et de se familiariser à l'utilisation du Cloud Computing pour le développement, l'analyse de performance et l'exécution de codes de calculs dits HPC.







L'UVSQ a remporté cette compétition en inscrivant 3 équipes sur le Podium. Bravo à l'équipe de Hugo BATTISTON, Guillaume BIGAND, Mathys JAM et Benjamin LOZES qui termine première.

Les équipes "The Assembler" et "Arm yourself" se partagent la seconde place.

Félicitations à ces trois équipes qui pourront présenter leur travail et échanger avec la communauté HPC lors du Forum Teratec 2023 qui se tiendra au Parc Floral de

Paris les 31 mai et 1er iuin 2023. En attendant, l'équipe vainqueure s'est vue offrir 4 Macbok



Teratec Hackathon

Two codes – Representative of industial challenges











Teratec Hackathon

You have until Friday to « hack it »! Good luck.

The Organising Committee.



CGG Stencils

What did they do?

Math functions calls (pow)

OpenMP parallelization

Limit number of divisions

Vectorization (Neon, SVE)

Compiler Flags

Compiler optimization remarks

Tools: MAP, MAQAO

Remove unnecessary matrix copies

Reordering & unrolling loops

Cache blocking

Intrinsics

Different version of CGG stencil 10⁹ 10⁸ Time (us) 10⁷ 10^{6}

Figure 6 – Histogram of the different optimized versions

Best speed-up 7176x



Code Saturne

Reference - Build instructions on x86 with Intel toolchain

Install

- (https://github.com/code-Code Saturne Download 7.2.0 saturne/code saturne/archive/refs/tags/v7.2.0.tar.gz)
- Use the archive
- Install the code locally
 - source ~/intel/oneapi/setvars.sh
 - CC="mpiicc"
 - CXX="mpiicpc"
 - O FC="ifort"
 - DEST=\$HOME/code saturne 7.2.0
 - mkdir build
 - cd build
 - ../configure CC="\$CC" CXX="\$CXX" FC="\$FC" \
 - --with-blas=\$MKLROOT --prefix=\$DEST \
 - --disable-gui --without-med \
 - --without-hdf5 --without-cgns \
 - --without-metis --disable-salome \
 - --without-salome --without-eos \
 - --disable-static --enable-long-gnum
 - make
 - make install

Run

- Download test cases https://github.com/code-saturne/saturne-open-cases
- Go inside folder BUNDLE
- Two test cases available: C016 et F128, the main difference is the size of the mesh, C016 allows very fast computations (single core) and F128 more precise simulations (single node)
- First step: generate the meshes that will be used later
 - cd \$REPBASE/BENCH C016 PREPROCESS/DATA
 - \$DEST/bin/code saturne run
 - Outputted data are in \$REPBASE/BENCH C016 PREPROCESS/RESU/extrude 16
 - C016: has 1 024 cells as an input and 17 408 as the output
 - cd \$REPBASE/BENCH F128 PREPROCESS/DATA
 - \$DEST/bin/code saturne run
 - Outputted data are in \$REPBASE/BENCH F128 PREPROCESS/RESU/extrude 128
 - F128: 100 040 cells in input, 12 905 160 cells in output
- 2 ème étape : run testcase C016 on one node with 48 cores and 1 thread per MPI task :
 - o cd \$REPBASE/BENCH C016 01/DATA
 - \$DEST/bin/code saturne submit --wckey dtsi:undefined --nodes=1 -n 48 -exclusive --ntasks-per-node=48 --cpus-per-task=1



Code_Saturne

Reference results for F128 on Cronos supercomputer

CRONOS (https://top500.org/system/179899/)

reference CRONOS											
			F128_01			F128_02			F128_04		
					Elapsed			Elapsed			Elapsed
nombre de nœuds	nombre de cœurs	nombre threads	User CPU time	Total CPU time	time	User CPU time	Total CPU time	time	User CPU time	Total CPU time	time
1	48	1	241	12017	258	1019	50643	1069			
2	96	1	131	13184	142	534	53274	565			
4	192	1	89	17908	q97	295	58426	313	1103	220235	1168
8	384	1	50	20602	56	155	61143	165	599	234654	627
16	768	1	38	32345	45	141	111944	155	333	262441	360
32	1536	1	32	53595	38	59	99592	69	205	321137	229



x86 to aarch64

```
CC="mpiicc"
CXX="mpiicpc"
FC="ifort"
DEST=$HOME/code saturne 7.2.0
mkdir build
cd build
../configure CC="$CC" CXX="$CXX" FC="$FC" \
            --with-blas=$MKLROOT --prefix=$DEST \
            --disable-qui --without-med \
            --without-hdf5 --without-cgns \
            --without-metis --disable-salome \
            --without-salome --without-eos \
            --disable-static --enable-long-gnum
make
make install
```

```
CC=mpicc CXX=mpicxx FC=armflang ./configure \
 --with-blas=$ARMPL DIR --prefix=$PWD/build \
 --disable-gui --without-med
 --without-hdf5 --without-cgns
 --without-metis --disable-Salome
 --without-salome --without-eos
--disable-static --enable-long-gnum
```



x86 to aarch64

```
[...]
checking for python3 extension module
directory...
${exec prefix}/lib64/python3.7/site-packages
checking for dlopen... dlopen
checking for MKL libraries... no
checking for threaded ATLAS BLAS... no
checking for ATLAS BLAS... no
checking for legacy C BLAS... no
configure: error: in `/home/ec2-
user/code saturne-7.2.0':
configure: error: BLAS support is requested,
but test for BLAS failed!
See `config.log' for more details
```

Need to introduce support for ArmPL Modify one file Adapt ATLAS and MKL detection mechanisms

x86 to aarch64

```
Γ...
                              ${exec prefix}/lib64/python3.7/site-packages
                              checking for dlopen... dlopen
                              checking for MKL libraries... no
checking for python3 extension
${exec prefix}/lib64/python3.7/site
                              checking for threaded ATLAS BLAS... no
checking for dlopen... dlopen
                              checking for ATLAS BLAS... no
checking for MKL libraries... no
                              checking for legacy C BLAS... no
checking for threaded ATLAS BLAS.
checking for ATLAS BLAS... no
                              checking for ArmPL libraries... yes
checking for legacy C BLAS... no
                              checking for MPI (MPI compiler wrapper
configure: error: in \home/ec2-use
configure: error: BLAS support is re
                              test)... yes
failed!
                              checking for MPI I/O... yes
See `config.log' for more details
                              checking for MPI in place... yes
                              checking for MPI nonblocking barrier... yes
                              CCMIO headers not found
                               [\ldots]
```

x86 to aarch64

```
[...]
checking for a sed that does not truncate
output... /usr/bin/sed
checking for ar... ar
checking the archiver (ar) interface... ar
configure: sourcing config/cs auto flags.sh
(test for known compilers)
compiler 'mpicc' is NVIDIA compiler
compiler 'mpicxx' is NVIDIA compiler
compiler 'armflang' is NVIDIA compiler
checking how to print strings... printf
[\ldots]
```

Bug in compiler detection mechanism

Arm Compiler for Linux detection overwritten by NVIDIA detection

Two files to modify (~10-20 lines)

x86 to aarch64

```
[\ldots]
[ \dots ]
                               checking for ar... ar
checking for ar ... ar
                               checking the archiver (ar) interface... ar
checking the archiver (ar) interface
                               configure: sourcing config/cs auto flags.sh
configure: sourcing config/cs auto f
compilers)
                                (test for known compilers)
compiler 'mpicc' is NVIDIA compiler
                               compiler 'mpicc' is Arm C compiler
compiler 'mpicxx' is NVIDIA compiler
compiler 'armflang' is NVIDIA compil
                               compiler 'mpicxx' is Arm C++
checking how to print strings... pr
                               compiler 'armflang' is Arm Fortran compiler
[...]
                               checking how to print strings... printf
                                [\ldots]
```

Compile

x86 to aarch64

```
make -j 4 > resComp >&1
make install
```

grep -i err ./resComp



No problem, compiles OoB



Flat MPI version

x86 to aarch64

```
CC=mpicc CXX=mpicxx FC=qfortran ./configure --
prefix=$PWD/build-noomp --disable-qui --without-hdf5 --
without-cqns --without-med --without-metis --disable-static
--disable-salome --without-salome --without-eos --enable-
long-gnum --with-blas=$ARMPL DIR --disable-openmp > resConf
2>&1
grep -i openmp ./resConf
[...]
AArch64 RHEL-7 aarch64-linux/bin/../lib/gcc/aarch64-linux-
gnu/11.2.0/../.. -lgfortran -lm
checking for OpenMP (C) ... yes
checking for OpenMP (Fortran)... yes
checking for Fortran libraries of gfortran... (cached) OpenMP
support: no
OpenMP support: yes
 OpenMP accelerator support: no
 OpenMP Fortran support: yes
Auto load environment modules: binutils/11.2.0 gnu/11.2.0
armpl/22.1.0 openmpi/gcc/4.1.4
```



Bug in OpenMP configuration not Arm specific also happens on x86



One file to modify (~1 line)



Flat MPI version

x86 to aarch64

```
-without-eos --enable-long-gnum --with
openmp > resConf 2>&1
grep -i openmp ./resConf
[...]
AArch64 RHEL-7 aarch64-linux/bin/../lib/6
gnu/11.2.0/../.. -lgfortran -lm
checking for OpenMP (C) ... yes
checking for OpenMP (Fortran) . . . yes
checking for Fortran libraries of gforts
support: no
OpenMP support: yes
 OpenMP
OpenMP
 Auto load environment modules: binuti
armpl/22.1.0 openmpi/gcc/4.1.4
```

```
CC=mpicc CXX=mpicxx FC=gfortran ./configure --
prefix=$PWD/build-noomp --disable-gui --without-hdf5 --
without-cgns --without-med --without-metis --disable-static
--disable-salome --without-salome --without-eos --enable-
long-gnum --with-blas=$ARMPL DIR --disable-openmp > resConf
2>&1
grep -i openmp ./resConf
[...]
OpenMP support: no
OpenMP support: no
Auto load environment modules: binutils/11.2.0 gnu/11.2.0
armpl/22.1.0 openmpi/gcc/4.1.4
make > resComp 2>&1
grep fopenmp ./resComp | wc -1
```



Run

x86 to aarch64

No problem at run time


First step : generate the meshes that will be used later cd \$REPBASE/BENCH F128 PREPROCESS/DATA \$DEST/bin/code saturne run

Second step: run testcase C016 on one node with 48 cores and 1 thread per MPI task :

cd \$REPBASE/BENCH C016 01/DATA

\$DEST/bin/code saturne submit --wckey dtsi:undefined --nodes=1 -n

48 --exclusive --ntasks-per-node=48 --cpus-per-task=1





First step : generate the meshes that will be used later cd \$REPBASE/BENCH F128 PREPROCESS/DATA \$DEST/bin/code saturne run

Second step: run testcase C016 on one node with 64 cores and 1 thread per MPI task :

cd \$REPBASE/BENCH C016 01/DATA

\$DEST/bin/code saturne submit -n 64 --cpus-per-task=1





Another run with MPI & OpenMP

x86 to aarch64




```
code saturne submit -n 4 --nt 2 --cpus-per-task=2
```

```
export CS MPIEXEC OPTIONS="--map-by ppr:4:node:PE=2 --report-
bindings"
code saturne submit -n 4 --nt 2
[ip-172-31-77-39:04714] MCW rank 0 bound to socket 0[core
0[hwt 0]], socket 0[core 1[hwt 0]]:
/./.1
[ip-172-31-77-39:04714] MCW rank 1 bound to socket 0[core
2[hwt 0]], socket 0[core 3[hwt 0]]:
```

Code_Saturne

AWS Graviton 3 – Arm Neoverse V1



Conclusion



"This hackathon was the opportunity for us to test an architecture we never explored before. But before all, it challenged our skills, and forced us to reconsider our weaknesses. While most members of the team are experienced programmers, we had to use a lot of different tools to speedup our analysis process. Tools we overlooked before, or did not take the time to learn. This is especially true for Code Saturne. We really appreciate the effort put in by the organizing committee, for the quality of the infrastructure provided, and especially for the difficulty and variety of the problems we had to solve.

We strongly believe this challenge was of value, and hope that our efforts presented here will be appreciated."



And most importantly

We found the source of all our problems ...

"Either the intrinsic calls we did were not the best ones or the compiler did not understand what we wanted to do."



Next





https://teratec.eu/activites/Hackathon.html

More to come for aarch64 adoption

- Euromaster4HPC Summer School (07/23)
- + EPITA HPC new major (CY24)
- University of Luxemburg Summer School (06/23)
- ---





Thank You Danke Gracias Grazie 谢谢 ありがとう Asante Merci 감사합니다 धन्यवाद Kiitos ধন্যবাদ תודה



The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

www.arm.com/company/policies/trademarks