



# III Hierarchy Level















# Task Category



## Analysis

Noise & Jitter

$$V_{n,rms} = \sqrt{4kTRB}; \sigma_t pprox \sigma_v/SR$$

Power & Energy

$$P_{avg} = V_{rms} imes I_{rms} imes cos(\pi)$$


Frequency Response

$$|H(j\omega)|=1/\sqrt{1+(\omega/\omega c)^2)}$$

Transient Response Transfer Function

## Design

Hierarchical design



#### Open-end design

Design a feedback CMOS op-amp with 1×/10×/100× gains, unity-gain stable (PM≥60°) into 10 k $\Omega$ 150-250 pF, meeting  $A_0$ ≥100 dB, GBW≥5 MHz, noise≤3  $\mu$ V $_{rms}$  (0.1-10 kHz).

# Sources

## Existing Online Resource







# Hierarchical Synthetic Generation Pipelines

