

Power Diagram



FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C		Rev 2209
Size A2	Page Name 01.Power Diagram	
Date: Thursday, November 17, 2022	Sheet: 1 / 24	

Power Sequence




```
# I2C5,  7bit address
- 0x51,  HYM8563TS, RTC IC
- 0x53,  24AA025E48T, EUI-48 Node Identity
```

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETn			Slot:4+5					
VDD_USBC	EXT BUCK	4.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VDD_USBC	EXT BUCK	4.0A	VCC3V3_SYSP	Slot:0	3.3V	ON	ON		
VCC3V3_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD


IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCCIO7	VCC_3V3	3.3V	


FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 02.Power Sequence/IO Domain Map
Date: Thursday, November 17, 2022	Sheet: 2 / 24

USB3.0 OTG0




USB3.0 HOST1



PCIe3.0 PHY

Option1	PCIe3.0 x2Lane	PCIE30_REFCLK (RC/EP:input)	PCIE30_TX0 PCIE30_RX0 PCIE30_TX1 PCIE30_RX1	PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn	RC or EP
Option2	PCIe3.0 x1Lane + PCIe3.0 x1Lane	PCIE30_REFCLK (RC:input)	PCIE30_TX0 PCIE30_RX0	PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn	Only RC
			PCIE30_TX1 PCIE30_RX1	PCIE30X1_CLKREQn PCIE30X1_WAKEn PCIE30X1_PERSTn PCIE30X1_BUTTONRSTn	Only RC

PCIe REFCLK




Configured to PCIe 2.0

PCIe2.0 PHY

MULTI_ PHY2	PCIe2.0 x1Lane	PCIE20_REFCLK (RC:output)	PCIE20_TX PCIE20_RX	PCIE20_CLKREQn PCIE20_WAKEn PCIE20_PERSTn PCIE20_BUTTONRSTn	Only RC


PCIe2.0 REFCLK





FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/


NanoPi R5C	Rev 2209
Size A3	Page Name 03.USB3/PCIE30 Fun Map
Date: Thursday, November 17, 2022	Sheet: 3 / 24

RK3568_ABCDE (Power&Gnd)










FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 04.RK3568_Power/GND
Date: Thursday, November 17, 2022	Sheet: 4 / 24

RK3568_F (DDR PHY)




For DDR4/DDR3/LPDDR3 mode, a 120 ohm +/-1% tolerance external resistor must be connected between the DDR_RZQ pin and VSS pin

For LPDDR4/LPDDR4x mode, a 120 ohm +/-1% tolerance external resistor must be connected between the DDR_RZQ pin and DDRPHY_VDDQ pin

FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 05.RK3568_DDR PHY
Date: Thursday, November 17, 2022	Sheet: 5 / 24

RK3568_G(OSC/PLL/PMUIO1/2)




Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 06.RK3568_OSC/PLL/PMUIO
Date: Thursday, November 17, 2022	Sheet: 6 / 24


RK3568_I(VCCIO2 Domain)





Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven

RK3568_J(VCCIO3 Domain)




Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package

FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/


NanoPi R5C	Rev 2209
Size A3	Page Name 07.RK3568_Flash/SD Controller
Date: Thursday, November 17, 2022	Sheet: 7 / 24

RK3568_U(USB3.0/SATA/QSGMII/PCIe2.0 x1)




Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_V(USB2.0 HOST)




RK3568_W(PCIe3.0 x2)



FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/


NanoPi R5C	Rev 2209
Size A3	Page Name 08.RK3568_USB/PCIe/SATA PHY
Date: Thursday, November 17, 2022	Sheet: 8 / 24

RK3568_K(VCCIO4 Domain)



RK3568_N(VCCIO7 Domain)

RK3568_O(SARADC/OTP)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C		Rev 2209
Size A3	Page Name 09.RK3568_SARADC/GPIO	
Date: Thursday, March 30, 2023	Sheet: 9 / 24	


RK3568_P(MIPI_CSI_RX)



MIPI_CSI_RX
100 Ohm ±10%

Option1	*Sensor1 x4Lane*	*MIPI_CSI_RX_D0-3* *MIPI_CSI_RX_CLK0*
Option2	*Sensor1 x2Lane* *+* *Sensor2 x2Lane*	*MIPI_CSI_RX_D0-1* *MIPI_CSI_RX_CLK0* *MIPI_CSI_RX_D2-3* *MIPI_CSI_RX_CLK1*

RK3568_M(VCCIO6 Domain)



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7


Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 8/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/


NanoPi R5C	Rev 2209
Size A3	Page Name 10.RK3568_VI Interface
Date: Thursday, November 17, 2022	Sheet: 10/ 24

RK3568_R(MIPI_DSI_TX0/LVDS_TX0)




MIPI_DSI_TX0/LVDS_TX0
100 Ohm ±10%

RK3568_S(MIPI_DSI_TX1)



MIPI_DSI_TX1
100 Ohm ±10%


RK3568_T(eDP TX)



Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_Q(HDMI2.0 TX)

HDMI TMDS trace
100 Ohm ±10%



FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 11.RK3568_VO Interface_1
Date: Thursday, November 17, 2022	Sheet: 11/ 24

RK3568_L(VCCIO5 Domain)

VCCIO5 Domain

Operating Voltage=1.8V/3.3V

LCDC_D0	/ VOP_BT656_D0_M0	/ SPI0_MISO_M1	/ PCIE20_CLKREQn_M1	/ I2S1_MCLK_M2	/ GPIO2_D0_d
LCDC_D1	/ VOP_BT656_D1_M0	/ SPI0_MOSI_M1	/ PCIE20_WAKEn_M1	/ I2S1_SCLK_TX_M2	/ GPIO2_D1_d
LCDC_D2	/ VOP_BT656_D2_M0	/ SPI0_CS0_M1	/ PCIE30X1_CLKREQn_M1	/ I2S1_LRCK_TX_M2	/ GPIO2_D2_d
LCDC_D3	/ VOP_BT656_D3_M0	/ SPI0_CLK_M1	/ PCIE30X1_WAKEn_M1	/ I2S1_SDI0_M2	/ GPIO2_D3_d
LCDC_D4	/ VOP_BT656_D4_M0	/ SPI2_CS1_M1	/ PCIE30X2_CLKREQn_M1	/ I2S1_SDI1_M2	/ GPIO2_D4_d
LCDC_D5	/ VOP_BT656_D5_M0	/ SPI2_CS0_M1	/ PCIE30X2_WAKEn_M1	/ I2S1_SDI2_M2	/ GPIO2_D5_d
LCDC_D6	/ VOP_BT656_D6_M0	/ SPI2_MOSI_M1	/ PCIE30X2_PERSTn_M1	/ I2S1_SDI3_M2	/ GPIO2_D6_d
LCDC_D7	/ VOP_BT656_D7_M0	/ SPI2_MISO_M1	/ UART8_TX_M1	/ I2S1_SDO0_M2	/ GPIO2_D7_d
LCDC_CLK	/ VOP_BT656_CLK_M0	/ SPI2_CLK_M1	/ UART8_RX_M1	/ I2S1_SDO1_M2	/ GPIO3_A0_d
LCDC_D8	/ VOP_BT1120_D0	/ SPI1_CS0_M1	/ PCIE30X1_PERSTn_M1	/ SDMMC2_D0_M1	/ GPIO3_A1_d
LCDC_D9	/ VOP_BT1120_D1	/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d
LCDC_D10	/ VOP_BT1120_D2	/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d
LCDC_D11	/ VOP_BT1120_D3	/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d
LCDC_D12	/ VOP_BT1120_D4	/ GMAC1_RXD3_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d
LCDC_D13	/ VOP_BT1120_CLK	/ GMAC1_TXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d
LCDC_D14	/ VOP_BT1120_D5	/ GMAC1_RXCLK_M0		/ SDMMC2_DET_M1	/ GPIO3_A7_d
LCDC_D15	/ VOP_BT1120_D6	/ ETH1_REFCLKO_25M_M0		/ SDMMC2_PWREN_M1	/ GPIO3_B0_d
LCDC_D16	/ VOP_BT1120_D7	/ GMAC1_RXD0_M0	/ UART4_RX_M1	/ PWM8_M0	/ GPIO3_B1_d
LCDC_D17	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ UART4_TX_M1	/ PWM9_M0	/ GPIO3_B2_d
LCDC_D18	/ VOP_BT1120_D9	/ GMAC1_RXDV_CRS_M0	/ I2C5_SCL_M0	/ PDM_SDI0_M2	/ GPIO3_B3_d
LCDC_D19	/ VOP_BT1120_D10	/ GMAC1_RXER_M0	/ I2C5_SDA_M0	/ PDM_SDI1_M2	/ GPIO3_B4_d
LCDC_D20	/ VOP_BT1120_D11	/ GMAC1_TXD0_M0	/ I2C3_SCL_M1	/ PWM10_M0	/ GPIO3_B5_d
LCDC_D21	/ VOP_BT1120_D12	/ GMAC1_TXD1_M0	/ I2C3_SDA_M1	/ PWM11_IR_M0	/ GPIO3_B6_d
LCDC_D22	/ PWM12_M0	/ GMAC1_TXEN_M0	/ UART3_TX_M1	/ PDM_SDI2_M2	/ GPIO3_B7_d
LCDC_D23	/ PWM13_M0	/ GMAC1_MCLKINOUT_M0	/ UART3_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_d
LCDC_HSYNC	/ VOP_BT1120_D13	/ SPI1_MOSI_M1	/ PCIE20_PERSTn_M1	/ I2S1_SDO2_M2	/ GPIO3_C1_d
LCDC_VSYNC	/ VOP_BT1120_D14	/ SPI1_MISO_M1	/ UART5_TX_M1	/ I2S1_SDO3_M2	/ GPIO3_C2_d
LCDC_DEN	/ VOP_BT1120_D15	/ SPI1_CLK_M1	/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_d
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d
PWM15_IR_M0	/ SPDIF_TX_M1	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d

U1000L
RK3568

AG6 PCIE20_CLKREQn_M1 [18]
AD7 PCIE20_WAKEn_M1 [18]
AC8 PCIe_WIFI_DISABLEn [18]
AC7
AF5
AF6
AD6
AH5
AH4
AB8
AE5 LED_SYS [19]
AG4 LED_LAN [19]
AF4 LED_WAN [19]
AH3 LED_WL [19]
AG3
AH2
AG2
AG1
AF2
AF1 I2C5_SCL_M0 [16]
AE1 I2C5_SDA_M0 [16]
AE2
AE3
AD4
AD2
AD1 PCIE20_PERSTn_M1 [18]
AA7
AC4
AC3
AC2

VCCIO5_1 V10
VCCIO5_2 V11

VCC_3V3

C1800 100nF/6.3V C0201

C1801 1uF/6.3V C0201

VCC_3V3

R9950 2.2K R0201

R9949 2.2K R0201

I2C5_SCL_M0
I2C5_SDA_M0

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

FRIENDLY ELEC

https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A4	Page Name 12.RK3568_VO Interface_2
Date: Thursday, November 17, 2022	Sheet: 12/ 24

RK3568_H(VCCIO1 Domain)

VCCIO1 Domain

Operating Voltage=1.8V/3.3V

I2C3_SDA_M0	/ UART3_RX_M0	/ CAN1_RX_M0	/ AUDIOPWM_LOUT_P	/ ACODEC_ADC_DATA	/ GPIO1_A0_u	D18
I2C3_SCL_M0	/ UART3_TX_M0	/ CAN1_TX_M0	/ AUDIOPWM_LOUT_N	/ ACODEC_ADC_CLK	/ GPIO1_A1_u	E18
I2S1_MCLK_M0	/ UART3_RTSn_M0	/ SCR_CLK	/ PCIE30X1_PERSTn_M2		/ GPIO1_A2_d	A19
I2S1_SCLK_TX_M0	/ UART3_CTSn_M0	/ SCR_IO	/ PCIE30X1_WAKEn_M2	/ ACODEC_DAC_CLK	/ GPIO1_A3_d	B19
I2S1_SCLK_RX_M0	/ UART4_RX_M0	/ PDM_CLK1_M0	/ SPDIF_TX_M0		/ GPIO1_A4_d	F18
I2S1_LRCK_TX_M0	/ UART4_RTSn_M0	/ SCR_RST	/ PCIE30X1_CLKREQn_M2	/ ACODEC_DAC_SYNC	/ GPIO1_A5_d	A20
I2S1_LRCK_RX_M0	/ UART4_TX_M0	/ PDM_CLK0_M0	/ AUDIOPWM_ROUT_P		/ GPIO1_A6_d	C20
I2S1_SDO0_M0	/ UART4_CTSn_M0	/ SCR_DET	/ AUDIOPWM_ROUT_N	/ ACODEC_DAC_DATAL	/ GPIO1_A7_d	B20
I2S1_SDI1_M0	/ I2S1_SDI3_M0	/ PDM_SDI3_M0	/ PCIE20_CLKREQn_M2	/ ACODEC_DAC_DATAR	/ GPIO1_B0_d	D20
I2S1_SDO2_M0	/ I2S1_SDI2_M0	/ PDM_SDI2_M0	/ PCIE20_WAKEn_M2	/ ACODEC_ADC_SYNC	/ GPIO1_B1_d	E20
I2S1_SDO3_M0	/ I2S1_SDI1_M0	/ PDM_SDI1_M0	/ PCIE20_PERSTn_M2		/ GPIO1_B2_d	A21
	I2S1_SDI0_M0	/ PDM_SDI0_M0			/ GPIO1_B3_d	B21

VCCIO1 H17

U1000H
RK3568


VCC_3V3

C1900
100nF/6.3V
1
2
C0201


Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A4	Page Name 13.RK3568_Audio Interface
Date: Thursday, November 17, 2022	Sheet: 13/ 24



U3800A
CH A
CH B
LPDDR4_200P
U3800B
LPDDR4_200P
VCC1V8_DDR
VCC_DDR
VCC0V6_DDR
R3800 240R/1% R0201
R3801 240R/1% R0201
C3801 22uF/6.3V C0603A
C3802 10uF/6.3V C0402
C3803 10uF/6.3V C0402
C3804 1uF/6.3V C0201
C3805 100nF/6.3V C0201
C3806 100nF/6.3V C0201
C3807 100nF/6.3V C0201
C3808 100nF/6.3V C0201
C3809 100nF/6.3V C0201
C3810 100nF/6.3V C0201
C3811 100nF/6.3V C0201
C3812 100nF/6.3V C0201
C3813 100nF/6.3V C0201
C3814 100nF/6.3V C0201
C3815 100nF/6.3V C0201
C3816 100nF/6.3V C0201
C3817 100nF/6.3V C0201
C3818 100nF/6.3V C0201
C3819 100nF/6.3V C0201
C3820 100nF/6.3V C0201
C3821 100nF/6.3V C0201
C3822 100nF/6.3V C0201
C3828 22uF/6.3V C0603A
C3829 10uF/6.3V C0402
C3830 10uF/6.3V C0402
C3831 1uF/6.3V C0201
C3832 100nF/6.3V C0201
C3833 100nF/6.3V C0201
C3834 100nF/6.3V C0201
C3835 100nF/6.3V C0201
C3836 100nF/6.3V C0201
C3837 100nF/6.3V C0201
C3838 100nF/6.3V C0201
C3839 100nF/6.3V C0201
C3840 100nF/6.3V C0201
C3841 100nF/6.3V C0201
C3842 100nF/6.3V C0201
C3843 100nF/6.3V C0201
C3844 100nF/6.3V C0201
C3845 100nF/6.3V C0201
C3846 100nF/6.3V C0201
C3854 100nF/6.3V C0201
C3823 10uF/6.3V C0402
C3824 100nF/6.3V C0201
C3825 100nF/6.3V C0201
C3826 100nF/6.3V C0201
VCCA1V8_PMU
R3802 1 2 0R R0402
VCC5V0_SYS
U3801
IN
GND
EN
LX
FB
SY8089A
L8232 WPN201610H2R2MT
LPDDR4x =0.6V
FB=0.6V
C3855 10uF/10V C0603A
R3806 100K R0201
C9543 100nF/6.3V C0201
C3857 100pF/50V C0201
R3807 2K/1% R0201
C3858 10uF/6.3V C0402
R3809 100K/1% R0201
C3848 10uF/6.3V C0402
C3849 100nF/6.3V C0201
C3850 100nF/6.3V C0201
C3851 100nF/6.3V C0201
FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/
NanoPi R5C
Rev 2209
Size A3
Page Name 14.DRAM-LPDDR4X_1X32bit_200P
Date: Thursday, November 17, 2022
Sheet: 14/ 24

PMIC RK809 DCDC




DDR4	1.21V	62K 1%
LPDDR4/4x	1.11V	47K 1%
DDR3	1.53V	110K 1%
DDR3L	1.35V	82K 1%
LPDDR3	1.25V	68K 1%


PMIC RK809 LDO



PMIC RK809 Managerment



PMIC RK809 CODEC




Note:
If RK809-5 codec is not used,
then Pin 14,15,16,17,19,40 Tie VSS
Pin 18,36,37,38,35,39,41,34,32,43,42
Leave floating


FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 15.Power_PMIC
Date: Thursday, November 17, 2022	Sheet: 15/ 24


VDD_CPU



VDD_USB




RTC



Address:Read A3H, Write A2H
7bit address: 0x51


microSD




FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/


NanoPi R5C	Rev 2209
Size A3	Page Name 16.Power_other/RTC/microSD
Date: Thursday, November 17, 2022	Sheet: 16/ 24


USB 3.0/ADB/MASK



Power IN









FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C		Rev 2209
Size A2	Page Name 17.PowerIN/USB3	
Date: Thursday, November 17, 2022	Sheet: 17/ 24	

M.2 Key E 2230







FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 18.M.2 Key E 2230
Date: Thursday, November 17, 2022	Sheet: 18/ 24


MASK Button




Debug UART




User Button



LED






FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 19.Debug UART/FAN/LED/Button
Date: Thursday, November 17, 2022	Sheet: 19/ 24


2.5Gbps Ethernet



FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 20.Ethernet 2.5G A
Date: Thursday, November 17, 2022	Sheet: 20/ 24


2.5Gbps Ethernet



FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 21:Ethernet 2.5G B
Date: Thursday, November 17, 2022	Sheet: 21/ 24


eMMC



FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 22.eMMC
Date: Thursday, November 17, 2022	Sheet: 22/ 24


HDMI 2.0 TX



FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 23.HDMI
Date: Thursday, November 17, 2022	Sheet: 23/ 24

PCIe REFCLK



FRIENDLY ELEC
https://www.friendlyelec.com/
https://wiki.friendlyelec.com/

NanoPi R5C	Rev 2209
Size A3	Page Name 24.PCIe REFCLK
Date: Monday, June 05, 2023	Sheet: 24/ 24