

POLITECNICO DI TORINO

Master's Degree in Electronics



Master's Degree Thesis

Loss analysis of a 4-level, flying capacitor, bridge-less, totem-pole PFC

Supervisors

Prof. Francesco MUSOLINO

Ing. Marco PALMA

Candidate

Giorgio ARMIGNACCO

MONTH 2026

Table of Contents

1	ZVS/ZCS modulations	3
1.1	iTCM	3
1.1.1	TCM principle of operation	3
1.1.2	TCM drawbacks	5
1.1.3	iTCM	5
1.1.4	iTCM inductor design guidelines	8
	List of Tables	14
	List of Figures	15

Chapter 1

ZVS/ZCS modulations

Switching losses are by far the most relevant contributor to overall device efficiency, Slow-Leg MOSFET already implements a ZVS/ZCS technique to avoid switching the device on or off while having both current or voltages greater than 0.

The main inductor current modulation is done in such a way that near the 0 voltage cross of the 50Hz cycle, before the device turn-off, no current is flowing in the whole circuit (in order to maximize the power factor), also a small amount of current is fed through the device before the turn-on of the MOS channel, in order to pre-discharge the device output capacitances.

The same can not be said by the Fast-Leg devices, those ones are operating in an hard switching manner, causing a great amount of losses, which leads to the device heat-up and consequently reduction of longevity and reliability, at the same time they are limiting the system performances. A modulation technique called iTCM is proposed in order to achieve ZVS.

1.1 iTCM

1.1.1 TCM principle of operation

The Triangular Current Mode, TCM for short, is a type of modulation which forcibly induces Boundary Conduction Mode, BCM for short.

The inductor current actually reaches slightly negative values in order to provide enough charge to the FETs output capacitance, in order to discharge them before the channel turn-on, the peak current needed to achieve this is given by $I_{ZVS} = \frac{Q_o}{t_d}$ where t_d represents the amount of time available before the device turn-on, which by design will be the dead-time between the upper and lower FET, $Q_o = C_o V_{ds}$ where C_o is the FET output capacitance and V_{ds} is the voltage which the device is subject to, doing so a ZVS is achieved.




Figure 1.1: TCM current

This modulation scheme is a variation of the Pulse Width Modulation (PWM), the duty cycle, defined as $D = \frac{t_{on}}{T_s}$, is directly correlated with the system conversion ratio $M = \frac{V_o}{V_{in}}$ which is correlated to the conduction angle of the 50Hz cycle (V_{in} variation) and the system power output (V_o variations due to output capacitance faster discharge). The PWM modulation is responsible for the hard switching behaviour though, since it does not take into account the status of the FETs during a commutation.

The TCM modulation achieves the ZVS not by changing the duty cycle, but by changing the switching frequency $f_s = \frac{1}{T_s}$, doing so also the T_{on} time increases, giving more or less conduction time to the switches in order to reach a near 0 current in the circuit.




Figure 1.2: TCM frequency variation

1.1.2 TCM drawbacks

Inducing a TCM on the inductor current has its own drawbacks on the system performances, at first there is the inductor design itself which becomes more demanding since a higher current ripple is imposed on the inductor, which leads to higher AC losses, caused by the core magnetization, which consequently causes higher heat output and overall loss of efficiency.

Switches and capacitors also experience the same current ripple, and need to withstand a higher instantaneous peak current to achieve the same system power output.

This leads to an overall increase of the system stress.

Another important aspect is the worsening of the $iTHD$, and consequently the Power Factor, since this higher current ripple must go through the AC line, which must provide the reactive power for the inductor to be charged/discharged.

Both arguments are addressed by the iTCM modulation technique.

1.1.3 iTCM

The integrated Triangular Current Mode, iTCM, is very similar to the TCM modulation scheme but an additional LC branch is added to decouple the role of the inductor providing energy to the output, from the one that must provide energy to the FETs in order to discharge them.

The reasoning behind the iTCM modulation is simple, keep a CCM on the main inductor, while providing BCM for the switches.

Starting from the totem-pole-bridgeless topology, we have a main inductor L_g which is responsible to provide energy to the whole system, currently this inductor is NOT reaching a 0 current condition UNLESS we are near the 0 crossing condition of the 50Hz cycle (Power Factor Correction).




Figure 1.3: PFC with CCM behaviour





Figure 1.4: L_g current behaviour while in CCM

On the L_g inductor there is currently a superimposition of the 50Hz Low Frequency (LF) current trend, plus the High Frequency (HF) f_s current ripple of the converter. Inducing a TCM in the main inductor will cause the average input current to stay the same (only depends on system power demands) but the current peaks are much higher.


 Figure 1.5: L_g current behaviour while in BCM

Let's build the iTCM circuit step-by-step




Figure 1.6: iTCM circuit build up

By adding an inductor L_b much smaller than the main inductor L_g the overall inductance is governed by L_b , causing the current ripple to drastically increase. The $L_b + L_g$ inductor is now responsible for both the system output current and the ZVS current, indistinguishable from the

TCM modulation.

We add a capacitor C_b in series to the L_b inductor, this creates an high-pass filter, now the L_b inductor will not be responsible for the 50Hz cycle current trend, this will also remove any kind of DC bias on the current flowing through L_b , if designed correctly this high-pass filter will only let the f_s current ripple of the converter through while leaving all lower frequency components out, which will be carried by the L_g inductor since they have no other path.

The L_g inductor still experiences a small HF current ripple, but it is working in CCM, so the core stresses are greatly reduced since it experiences a much smaller ripple, most of the current ripple is managed by the L_b inductor, since the current finds a lower impedance path through it.

Doing so we effectively decoupled the role of the 2 inductors, the main one L_g is the one responsible to provide power to the system, and has to be designed to achieve an high flux density and filling factor, while the auxiliary one L_b is responsible for the ZVS behavior, and can be optimized for low flux high frequency behaviour.

The iTCM controller will monitor the system status in order to make sure that the L_b inductor is reaching $-I_{ZVS}$ current at all transitions in order to discharge the FET capacitances, by modulating the switching frequency.

The I_{ZVS} current is still forced to flow through the AC line, which in the end will negatively impact the iTHD and the consequently the PF.

It can be noted that both the L_g and $L_b + C_b$ branch experience the same voltage swings, by placing this LC branch in parallel to the AC input, we effectively decouple the HF components from the LF ones, this is the meaning of the i of "integrated TCM" because all the HF current ripple is kept inside the converter.

Doing so the iTHD performance are not negatively affected by the TCM modulation.

The C_b capacitor will experience a voltage which will be the same as the AC voltage line, but its capacitance is rather small, since the frequency of the LC branch is pretty high.

1.1.4 iTCM inductor design guidelines

Let's consider the following circuit, which represents an iTCM inverter, which is a DC/AC converter, while a PFC is a AC/DC converter. The hardware layout is exactly the same of a totem-pole bridge-less PFC and his behavior can be studied in order to understand the math behind the iTCM.




Figure 1.7: iTCM inverter

In this schematic $L_1 + L_2$ represents L_g , while L_{aux} represents L_b . It must be noted that L_{aux} does not have any DC bias, while L_g is following the 50Hz trend in order to provide energy to the output, but in the following figures I_{L_g} is assumed constant for the sake of discussion, since we are considering a very narrow portion of the 50Hz cycle.




Figure 1.8: iTCM inverter switching scheme




Figure 1.9: iTCM inverter inductor currents

4 quantities must be noted, I_{g11} , I_{g12} , I_{a11} , I_{a12}

I_{g11} is the amount of current flowing in the main circuit, which is the one providing energy to the output, in order to achieve a ZVS the auxiliary inductor must reach an amount of current which is $I_{a11} = I_{g11} + I_{ZVS}$.

Analyzing the circuit topology we get

$$I_{a12} = \frac{V_{dc}}{L_{aux}f}(1-D)[D - \frac{\Phi}{2\pi}]$$

$$I_{g12} = [I_o - \frac{V_{dc}-V_g}{2L_gf}(D - \frac{\Phi}{2\pi})]$$

$$I_{a11} = \frac{V_{dc}}{L_{aux}f}(1-D)[\frac{\Phi}{2\pi} - (1-D)]$$

$$I_{g11} = I_o - \frac{V_{dc}-V_g}{2L_gf}[\frac{\Phi}{2\pi} - (1-D)]$$

$$I_{ZVS} = \frac{Q_o}{t_d}$$

where f is HF ripple frequency of the inductor and not the switching frequency, Φ is phase shift between the 2 active regions of the inverter V_{dc} is the DC bus link and V_g is the output voltage, which is assumed to be constant at this instant of time for the sake of discussion, L_{aux} is the auxiliary inductance, D is the duty cycle

In order to achieve BCM (including I_{ZVS}) on the L_{aux} the optimal condition is reached for $I_{a11} = I_{a12}$ which is obtained for $\Phi = \pi$, analyzing the MOS currents it's clear that the MOS currents goes below 0.




Figure 1.10: iTCM inverter MOS currents

Let's flip the script and consider a totem-pole bridge-less PFC




Figure 1.11: iTCM PFC

in order to achieve ZVS the current trough the auxiliary inductor L_b must "close the gap" between the minimum of the current flowing through L_g and $-I_{zvs}$




Figure 1.12: iTCM current through L_b




Figure 1.13: iTCM frequency modulation effect

List of Tables

List of Figures

1.1	TCM current	4
1.2	TCM frequency variation	5
1.3	PFC with CCM behaviour	6
1.4	L_g current behaviour while in CCM	6
1.5	L_g current behaviour while in BCM	7
1.6	iTCM circuit build up	7
1.7	iTCM inverter	8
1.8	iTCM inverter switching scheme	9
1.9	iTCM inverter inductor currents	10
1.10	iTCM inverter MOS currents	11
1.11	iTCM PFC	11
1.12	iTCM current through L_b	12
1.13	iTCM frequency modulation effect	13