NAME: ARNAB KUMAR MONDAL:

UIN: 326006709.

LDPC DECODER REPORT:

LDPC is an effective Error Correcting code for communication and storage channels. In the project we use a parallel LDPC decoder which is represented by a tanner graph which looks like this:




FIGURE 2: Representations of an LDPC code: parity-check matrix H and its equivalent Tanner graph.

The parity check matrix H which is given as an input to the LDPC decoder consists of the relation between the check node units (CNU) and the variable node units (VNU). Wherever CNU and Vnu are related they are set as 1 and the tanner graph is created in this fashion.

The files that were provide to us were:

- 1. script_LDPC is the main file
- 2. InitializeWimaxLDPC.m is a function which gets called in main file
- 3. H_matrices_802_16e.mat contains data.
 - H_matrices_802_16e.mat is a .mat file which contains H matrix(parity check matrix). This H matrix is in exponent form. The function InitializeWimaxLDPC.m converts exponent form to binary form. This function is called in script_LDPC.m @ line number 82. So at line number 82 we get the parity check matrix in binary form. We can see that it is stored in variable named Henc. We had to write fixed point and floating point ldpc parallel decoder in MATLAB for this particular H matrix only.
 - script_LDPC.m will perform some simulations on the ldpc parallel decoder and print bit error rate and frame error rate statistics for different snr.

In this project for the variable node implementation I used the following file in MATLAB and we use soft decision decoding:

1. Idpc_parallel.m: In this MATLAB file the parity check matrix H and the IIr is given as an input. At first the tanner graph was created as g1 which included the connections between the various CNU and VNU. The tanner graph g1 consists of 1824 edges. The sign of the IIr value was assigned to the array IIr_sign.

```
IIr\_sign[i] = 0 IIr(vnu\_no)>0
= 1 IIr(vnu_no) < 0.
```

The syndrome was calculated as XOR(H,IIr_sign) and it determines whether the data is correct or not based on the number of non zeros in the syndrome array.

Syndrome=mod((H*IIr),2)

If the number of non zeros in the syndrome is not equal to zero then we performed the correction operation. The sign of each edge was calculated as XOR(syndrome(cnu),llr_sign(vnu)) and was denoted as :

```
\operatorname{sign}(R_{m\to n}^{(l)}) = \operatorname{sign}(R_{n\to m}^{(l-1)}) \oplus s_m.
```

For finding the |R| of any edge we have to evaluate the absolute minimum Q value of its neighbouring nodes. $Q_{VNU_no}=Ilr(vnu_no)$. Now based on the sign of each edge |R|=R or |R|=-R. After that we take the sum of R of edges corresponding to a particular vnu and define it as Ilr2. Make a copy of Ilr as Ilr1 and then take Ilr1=Ilr1+Ilr2. After this check the sign of Ilr1 array and find the syndrome again. If the syndrome is zero we break away from the operation. If not we continue till the number of non zero elements in the syndrome is 0. Sometimes the operation may have an infinite loop and the graph does not hold that value. So we cap the iterations till 200. The loop works only when the count is less than 200 and the number of non zeros in the syndrome is not equal to zero. This LDPC decoder is designed for the floating point LDPC decoder and is therefore not practical.

- 2. Quantize.m: This gives us the quantizer where we quantize the LLR values so that the LDPC works for the fixed order which can be realized in hardware.
- 3. Idpc_parallel_quantized.m: This is a fixed point LDPC decoder which works in the same way as that of the floating point LDPC decoder except that the Ilr's in this case are quantized by the Quantize function. Ilr1 and Ilr are quantized by the quantize function.

For the Verilog operation of the fixed point algorithm we used 3 files for the design and 3 files for the testbench.

The design files are as follows:

- 1. Ldpc_Decoder_final.v: This file gives us the connection between the CNU and VNU. This is found out from the graph in Matlab and the code was printed using 2 files read1.c and prog1.c. The CNU is connected to the VNU and the VNU is connected to the CNU. Some of the CNU have 6 edges and some have 7 edges and thus they are denoted as CNU_6 and CNU_7 respectively. Similarly the VNU's have 2,3 and 6 CNU's connected to it and thus they are defined in the modules VNU_2,VNU_3 and VNU_6 respectively. It takes in the IIr values as input and gives a bit sequence P of length 576.
- 2. CNU_6 and CNU_7: These are for the CNU description purpose. These take Q (VNU LLR's) as input and gives us R which is |R| as output.
- 3. VNU_2, VNU_3 and VNU_6: These are for the VNU description purpose. They take the R values (described above) and L (current LLR of a particular VNU) as input and give the Q values (updated LLR values) and P (output bit pattern) as outputs.
- 4. ldpc_Decoder_final_tb.v: This is the testbench for our design, which instantiates Ldpc_Decoder_final module and generates the output bit pattern of the ldpc decoder.
- 5. CNU_6_tb.v: This is the testbench for CNU_6, which instantiates CNU_6 module and generates R.
- 6. VNU_6_tb.v: This is the testbench for VNU_6, which instantiates VNU_6 module and generates Q and P.

OUTPUTS:

FOR QUANTIZED OPERATION:

```
SNR is 1: ber: 0.154844; fer: 1.000000

SNR is 1.400000e+00: ber: 0.121342; fer: 0.970874

SNR is 1.800000e+00: ber: 0.105089; fer: 0.900901

SNR is 2.200000e+00: ber: 0.064515; fer: 0.729927

SNR is 2.600000e+00: ber: 0.031132; fer: 0.423729

SNR is 3: ber: 0.016641; fer: 0.278552
```

FOR NON-QUANTIZED OPERATIONS

```
SNR is 1: ber: 0.145283; fer: 0.990099

SNR is 1.400000e+00: ber: 0.122162; fer: 0.961538

SNR is 1.800000e+00: ber: 0.095584; fer: 0.943396

SNR is 2.200000e+00: ber: 0.054533; fer: 0.684932

SNR is 2.600000e+00: ber: 0.034021; fer: 0.505051

SNR is 3: ber: 0.014662; fer: 0.274725

SNR is 3.400000e+00: ber: 0.004769; fer: 0.102145
```

Quantization Degradation:

| SNR | Quantized | Non Quantized | Quantization | Quantized | Non- | Quantization |
|-----|-----------|---------------|----------------|-----------|----------------|--------------|
| | BER. | BER. | Degradation in | FER. | Quantized FER. | Degradation |
| | | | BER | | | in BER |
| 1 | 0.154844 | 0.145283 | 9.561E(-3) | 1 | 0.990099 | 9.9E(-3) |
| 1.4 | 0.121342 | 0.122162 | -8.2E(-4) | 0.970874 | 0.961538 | 9.336E(-3) |
| 1.8 | 0.105089 | 0.095584 | 9.505E(-3) | 0.900901 | 0.943396 | -4.2E(-2) |
| 2.2 | 0.064515 | 0.054533 | 9.982E(-3) | 0.729927 | 0.684932 | 4.499E(-2) |
| 2.6 | 0.031132 | 0.034021 | -2.889E(-3) | 0.423729 | 0.505051 | -8.13E(-2) |
| 3.0 | 0.016641 | 0.014662 | 1.979E(-3) | 0.278552 | 0.274725 | 3.827E(-3) |

The outputs for non quantized and quantized are not going above 3 and 3.4 because the BER and FER goes to zero and thus the output is not printed because the output is printed only when BER and FER is greater than 0.

VERILOG OUTPUT FOR THE LDPC TEST BENCH:


VNU_6_tb.v


CNU_6_tb.v


Ldpc_Decoder_final_tb.v


```
# Loading work.VNU 6
Loading work.VNU 2
VSIM 4> run -all
0442808000100024200{c}00820042014202820011104001{c}040000{a}088{b}008010000020282080150044{a}020410041003{a}200000008{a}0482120086119211902020040060000000840
4009908300100024344c029240010e41020008113002240000002080b00a0001000000020c0010040a0604100600033200000240200202c45192011000a00100e04000421048
4009908300100024344c029240010e410200081130022400000002080b00a0001000000020c0010040a06041006000332000002402000202c245192011000a00100e04000421048
40008003000700040444001200030440020100110060004400200a080b2060000002000201044a040491240003320800020aa00101200c1002201002020180a00080460040
50 a 290 8101300020004 c 101200430701880208114040150028200 a 80 c a 60084038082819200201104020504910540023204000242 a 600920600421184011120000100004000401008
4000908100210220044 \\ c00024021000082000011204004002010020808002000880060002080040044 \\ a04001004002 \\ b20000004 \\ a000801210 \\ c0118 \\ a020420200 \\ c00204000421000
4009908100210220044 \\ co0024021000082000011204004002010020808002000880060002080040044 \\ a0400100400402 \\ b20000004 \\ a000801210 \\ co118 \\ a020420200 \\ co0204000421000
    : C:/Users/ARNAB KUMAR MONDAL/Desktop/Ldpc decoder final tb.v(637)
Time: 205 ns Iteration: 0 Instance: /Ldpc_decoder_final_tb
```

GRAPHS:









OBSERVATIONS AND FUTURE SCOPE:

We observe that with increasing SNR the bit error rate decreases and the frame error rate also decreases. It is also observed that for quantized values the BER and FER is higher than the non quantized ones due to quantization errors.

The Verilog outputs also do not give output for the first few cycles before it starts to give the output.

Further improvements can be made by implementing the ldpc layered decoder as it takes far less runtime and memory than the ldpc parallel decoder. Also better quantizers could help us to improve the precision.