Assignment-4: Memory Hierarchy: Cache Arnab Das, u1014840 March 27, 2018

Cache Hierarchy

All the 2000 load instructions will access L1-cache to check for a hit. Since the tag and data access in L₁ is parallel, hence the lookup for all 2000 instructions is 1 cycle each(equqal to the tag access time). Hence, the time spent in the lookup for the L1 cache is

$$L1_t = 2000 \ cycles$$

Given the L1-cache hit rate is 50%, hence number of instructions($say n_2$) that get forwarded to the L2 cache is 1000. All n_2 instructions will be required to access the tag, but only the hits gets to access data. Thus the time spent in the L2 cache lookup and data access is

$$L2_t = n_2 \times 3 + (55\% \ of \ n_2) \times 18$$

 $L2_t = 1000 \times 3 + (55\% \ of \ 100) \times 18 = 3000 + 550 \times 18 = 3000 + 9900 = 12900 \ cycles$

Given the hit rate of L2 cache is 55%, hence number of instructions(n_3) that get forwarded to the L3 cache is 450. Given the hit rate of L3 is 75%, then the time spent in L3 cache lookup and data access is

$$L3_t = n_3 \times 25 + (75\% of \ n_3) \times 85$$

 $L3_t = 450 \times 25 + (75\% of \ 450) \times 85 = 11250 + 28687.5 = 39937.5 \ cycles$

Given the hit rate of L3 cache is 75%, hence of instructions(n_M) that gets forwarded to Main memory is 112.5. Then time spent in Main Memory access will be

$$MM_t = n_M \times 400 = 112.5 \times 440 = 49500$$

Thus, total number of cycles required to complete all 2000 load instructions is

Total Time =
$$L1_t + L2_t + L3_t + MM_t = 2000 + 12900 + 39937.5 + 49500 = 104337.5$$
 cycles

Performance Metric

Hit time,
$$t_h = 5$$
 cycles

Miss Penalty, $t_m = 150$ cycles

Miss Rate, $r_m = 0.2$
 $AMAT = t_h + r_m t_m = 5 + 0.2 \times 150 = 35$

Cache Addressing

Given the Main Memory is 8GB, hence the required number of bits required for this address space is 33 bits.

L1 cache

Cache Size =
$$32KB$$

Block Size = $16B = 2^4B$
hence, Offset bits = 4
Number of Blocks = $\frac{Cache\ size}{Block\ Size} = \frac{32KB}{16B} = \frac{2^5 \times 2^{10}}{2^4} = 2^{11}$
hence, index bits = 11
hence, Tag bits = $33 - 4 - 11 = 18$
Tag Array Size = $2^{11} \times 18bits = 2^8 \times 18B = 4.5KB$
Data Array Size = Same as the cache size = $32KB$
Total Size = $32KB + 4.5KB = 36.5KB$

L2 cache

number of ways = 4

Each cache line size =
$$64B = 2^6B$$

hence, Offset bits = 6

Block size = $4 \times 64B = 256B = 2^8B$

Cache Size = $1MB = 2^{20}B$

Number of Blocks = $\frac{Cache\ Size}{Block\ Size} = \frac{2^{20}}{2^8} = 2^{12}$

hence, index bits = 12

hence, Tag bits = $33 - 6 - 12 = 15$

Tag Array Size = $4 \times 2^{12} \times 15bits = 2^{11} \times 15B = 30KB$

Data Array Size = Same as cache size = $1MB$

Total Size = $30KB + 1MB$

Cache Replacement Policies

Program-1

The following figures details the application of the ideal, LRU and MRU replacement policies to program-1.

Figure 1: Program-1 Ideal replacement

Prog-1	Ideal				
	SET-1		SET-2		Misses
	way-1	way-2	way1	way-2	
С	С				1
Α	С	A			1
В	С	В			1
D	С	В	D		1
В	С	В	D		
F	С	В	D	F	1
С	С	В	D	F	
Е	С	В	D	E	1
Α	Α	В	D	E	1
D	Α	В	D	E	
В	Α	В	D	E	
F	Α	В	F	E	1
Α	Α	В	F	E	
В	Α	В	F	E	
С	С	В	F	E	1
Е	C C	В	F	E	
В	С	В	F	E	
Α	Α	В	F	E	1
F	Α	В	F	E	
D	Α	В	D	E	1
# Miss	11				
%Miss	55				

To summarize, the miss rates for program-1 will be

Ideal = 55%

LRU = 75%

MRU = 55%

		LRU			Figure 2: Program-1 LRU replacement
SET-1		SET-2		Misses	
	way-2	way1	way-2		
				1	
	Α			1	
	Α			1	
	Α	D		1	
	Α	D			
	Α	D	F	1	
	С	D		1	

1

1

1

1

1

1

1

1

1

Program-2

Prog-1

C

Α

В

D

В F

C

Ε

Α

D

В

F

Α

В

C

Ε

В

Α

F

D

Miss

%Miss

way-1

C

C

C

В

В

В

В

В

В

В

В

В

В

E

E

Ε

E

F

F

F

F

F

F

F

F

F

15

75

F

F

D

D

D

D

D

D

Ε

E

Ε

Ε

D

С C

В

В

В

В

В

В

Α

Α

Α

Α

Α

Α

C

C

C

Α

Α

Α

The following figures details the application of the ideal, LRU and MRU replacement policies to program-2.

To summarize, the miss rates for program-2 will be

Ideal = 45%LRU = 50%MRU = 60%

Prog-1	LRU				
	SET-1			SET-2	Misses
	way-1	way-2	way1	way-2	
С	С				1
Α	С	Α			1
В	С	В			1
D	С	В	D		1
В	С	В	D		
F	С	В	D	F	1
С	С	В	D	F	
Е	С	В	D	E	1
Α	A	В	D	E	1
D	Α	В	D	E	
В	Α	В	D	E	
F	Α	В	F	E	1
Α	Α	В	F	E	
В	A	В	F	E	
С	Α	С	F	E	1
Е	A	С	F	E	
В	Α	В	F	E	1
Α	Α	В	F	E	
F	A	В	F	E	
D	Α	В	D	E	1
# Miss	11				
%Miss	55				

Figure 3: Program-1 MRU replacement

Prog-2	Ideal				
	SET-1			SET-2	Misses
	way-1	way-2	way1	way-2	
D			D		1
F			D	F	1
С	С		D	F	1
В	С	В	D	F	1
Α	С	Α	D	F	1
Α	С	Α	D	F	
F	С	Α	D	F	
С	С	Α	D	F	
D	С	Α	D	F	
D	С	Α	D	F	
Α	С	Α	D	F	
В	В	Α	D	F	1
Α	В	Α	D	F	
В	В	Α	D	F	
С	В	С	D	F	1
Е	В	С	D	E	1
В	В	С	D	E	
Α	В	Α	D	E	1
В	В	Α	D	E	
D	В	Α	D	E	
# Miss			9		
%Miss	45				

Figure 4: Program-2 Ideal replacement

Prog-2 LRU SET-1 SET-2 Misses way-2 way-1 way1 way-2 D D 1 1 F D F 1 C C D F 1 C D F В В 1 Α В D F Α Α В D F Α Α D F F В c F C Α D 1 C F D Α D Α C D F D c F Α D Α Α D F 1 В В Α Α В D F Α В D F В С В D F 1 C С Е 1 Ε В D c В В D Е E 1 Α В D Α Ε Α В D В Α В D Ε D # Miss 10 %Miss 50

Figure 5: Program-2 LRU replacement

Prog-2	LRU				
	SET-1			SET-2	Misses
	way-1	way-2	way1	way-2	
D			D		1
F			D	F	1
С	С		D	F	1
В	С	В	D	F	1
Α	С	Α	D	F	1
Α	С	Α	D	F	
F	С	Α	D	F	
С	c c c c	Α	D	F	
D	С	Α	D	F	
D	С	a	D	F	
Α	С	Α	D	F	
В	С	В	D	F	1
Α	С	Α	D	F	1 1
В	С	В	D	F	1
С	С	В	D	F	
E	С	В	E	F	1
В	С	В	E	F	
Α	С	Α	E	F	1
В	С	В	E	F	1
D	С	В	D	F	1
# Miss	12				
%Miss	60				

Figure 6: Program-2 MRU replacement