Souvik Kundu

https://www.linkedin.com/in/souvik-kundu

Personal-web-home

EDUCATION

University of Southern California

Los Angeles, CA

Doctor of Philosophy (Ph.D.) in Electrical Engineering; Major GPA: 4.00 /4.00

August 2017 - present

Email: souvikku@usc.edu

Mobile: +1-213-431-9768

Major courses taken: VLSI Design, Probability for Electrical Engg, Algorithms Design, Computer Architecture, Deep Learning, Advanced Computer Architecture Design, Mathematical Model for Cyber-physical System Design, Machine Learning.

Indian Institute of Technology

West Bengal University of Technology

Kharagpur, India

Master of Technology in Microelectronics and VLSI design; GPA: 9.44 /10.0 (DR 1)

Kolkata, India

Bachelor of Technology in Electronics and Communication Engineering: GPA: 9.02 /10.0 (DR 2)

August 2005 - July 2009

August 2013 - May 2015

EXPERIENCE

Intel Labs

Santa Clara, USA

Deep Learning Research Intern

May 2020 - Dec 2020 As a part of the Intel AI Labs team I am closely involved in various distillation and computer-vision related projects and having the opportunity to work on SOTA CV models and enhance my skills on Pytorch, efficient model training.

University of Southern California

Los Angeles, CA

Ph.D. Graduate Student (Advisors: Prof. Peter A. Beerel and Prof. Massoud Pedram.)

August 2017 - present

- o Machine Learning: Pre-defined sparsity based network model search: Currently involved in real time machine learning network model design for energy and storage constrained application to make the model deploy able fully or partially in embedded systems or edge devices for real-time training and inference. We have also developed a more efficient form of compressed sparse representation scheme to represent our notion of sparsity. This representation leverages the advantage of lower transfer of data from high cost DRAM to processing elements (PEs) where the multiply-accumulation operation takes place. Thus it ensures to minimize the cost of data transfer in our proposed sparse representation for domain specific ASIC based application.
- o Machine Learning: Training framework in beyond CMOS technology: Pre-defined sparse neuromorphic ex-situ training framework for Memristive accelerators for MLPs.
- o Machine Learning: Novel network pruning driven by optimization: Currently working on an energy efficient model pruning framework design driven by pruning and quantization. Future scope involves, architecture searches for efficient training and inference.
- o Machine Learning: Adversarial robust NN systems: Recently have started working on adversarial robustness studies for Deep CNN and making adversarial hardened CNN model design.
- Beyond CMOS: Architecture Design for Single Flux Quantum based ALU: We have proposed and successfully demonstrated through simulations a novel block-skewed arithmetic logic unit for single flux quantum technology (SFQ) based processors, to alleviate the issue of penalty in instruction throughput for data-dependent operation raised due to gate-level pipelined nature of such technology gates.
- Summer Mentoring: Mentored and guided a student on the topic: Impact study of adversarial examples on neural-net.
- Reviewing and membership services:

Journals: IEEE Transactions on Circuits and Systems I and II, IEEE Transactions on Computers, IEEE Transactions on Neural Networks and Learning Systems, IEEE Transactions on CAD, MICRO, MDPI.

Conferences: ISCAS (2020), DAC (2020), BMVC (2020), EMNLP (2020), WACV (2021), NAACL-HLT (2021).

Texas Instruments Digital Design Engineer

Bangalore, India

June 2016 - July 2017

o System Verilog, UVM and MATLAB: As a part of high speed converter group I was responsible for designing an automatic gain controller (AGC) block in Verilog. This block was responsible for controlling the gain of the low noise amplifier (LNA) which captures the input analog signal, to avoid signal amplitude saturation for the filter blocks which is after LNA in the datapath.

Synopsys

Bangalore, India

• VCS and Assertion: Developed skills in VCS and System Verilog assertion.

Bharat Sanchar Nigam Limited

Kolkata, India

Junior Telecom Officer

R and D Engineer II

March 2010 - June 2013

June 2015 - May 2016

• Skills developed: Managed the billing team of Call Data Record Project, Worked on PL-SQL based DBMS.

SELECTED PUBLICATIONS [GOOGLE SCHOLAR: SOUVIKKUNDU]

- S. Kundu, S. Sundaresan, "AttentionLite: Towards Efficient Self-Attention Models for Vision", under review, ICASSP, 2021. [work done while interning at Intel Labs]
- S. Kundu, G. Datta, M. Pedram, P. A. Beerel, "Spike-Thrift: Towards Energy-Efficient Deep Spiking Neural Networks by Limiting Spiking Activity via Attention-Guided Compression", accepted as a conference paper, WACV, 2021
- S. Kundu, M. Nazemi, P. A. Beerel, M. Pedram, "DNR: A Single-Shot Tunable Robust Pruning Framework Through Dynamic Network Rewiring of DNNs", accepted in *ASP-DAC*, 2021
- S. Kundu, M. Nazemi, M. Pedram, K. M. Chugg, P. A. Beerel, "Pre-defined Sparsity for Low-Complexity Convolutional Neural Networks", *IEEE Transactions on Computers*, *July 2020*, CA paper
- S. Kundu, S. Prakash, H. Akrami, P. A. Beerel, K. M. Chugg, "pSConv: A Pre-defined Sparse Kernel Based Convolution for Deep CNNs," *Allerton Conference 2019.* CA P paper
- S. Kundu, G.Datta, P.A. Beerel, M. Pedram, "qBSA: Logic Design of a 32-bitBlock-Skewed RSFQ Arithmetic Logic Unit," accepted in ISEC, 2019. CA paper
- G.Datta, H. Cong, S. Kundu, P.A. Beerel, "qCDC: Metastability-Resilient Synchronization FIFO for SFQ Logic," accepted in ISEC, 2019. paper
- S. Kundu*, A. Fayyazi*, S. Nazarian, P.A. Beerel, M. Pedram, "CSrram: Area-Efficient Low-Power Ex-Situ Training Framework for Memristive Neuromorphic Circuits Based on Clustered Sparsity," ISVLSI 2019. CA P paper
- S. Dey, D. Chen, Z. Li, **S. Kundu**, K.W. Huang, K. Chugg and P.A. Beerel, "A Highly Parallel FPGA Implementation of Sparse Neural Network Training," *ReConFig 2018*. paper

(*= equal contribution) CA : Corresponding Author P : Presenter

PROJECTS

- Deep Learning Mini Prject: A bag of feature based convolution with feature of interpretability (won best Research project in EE599 course consisting of nearly 100 students). (April 2019 May 2019)
- VLSI Design Mini Project: Design of a General Purpose 5-stage Pipelined Microprocessor with Software and Hardware Components in Cadence. (Nov 2017 Dec 2017)
- DFT Mini Project: Implementation of ATPG and Fault Simulator for combinatorial circuits. (Nov 2017 Dec 2017)

ACADEMIC ACHIEVEMENTS

- USC MHI Scolar Finalist: Was one of the 11 finalists out of all the Ph.D. students in the department of Electrical and Computer Engineering.
- Best poster award: Won the best poster out of 136 posters in the USC MHI research festival event, held on 11-08-2019. The poster topic was: Toward low complexity CNN models for both training and inference.
- QIF Pre-finalist: Was one of the 112 research groups in North America to qualify.
- USC Annenberg Fellowship: Top few incoming Ph.D. students at USC.
- Academic Excellence: Dept. rank of 1 and 2 during M.Tech from IIT, Kharagpur and B.Tech from WBUT respectively.
- Govt. of India Fellowship during M.Tech: Was within top 1.2% of students in Engg. Services Exam 2011, GATE 2012, 2013 .

SKILLS & ACTIVITIES

• Programming Languages: Python (Experienced with API, viz. pyTorch, Keras on Tensorflow), C, C++; worked on online cloud platform, viz. AWS;

HDL related: Verilog, System-verilog, UVM, DFT, Digital Design.

Language: English, Hindi, Bengali.

Last updated: November 4, 2020.