I I

COMPUTER ORGANISATION Shekar Ramovesh

1. Memory Interfacing | Paul Chawdeny

2. Ilo "

3. Machine Instructions - Hages

4. Control Unit Design - Marsis Mana

5. ALU Data Path _ "

6. Addressing Modes - "

7. Alumber System - "

0. Data Representation _ "

9. Pipelining - Hayes

Introduction:

Result Computer Command to perform a teach

ralc lang
(o's & 1's)

1 bit - 0 or 1 - 2

abit - 00,10,01,11 - 4

k bilo - - - possibilies

Or- A digital system has 986 possibilies. The min

bits to represent - 2"

to pits.

Compute

ALU, '

Comput

Ilo

Compul

Memo

Register

9 Bit - On 1 8 bils - 1 byle 1024 byles - 1 KB 1024 KB = 1.MB 1024 MB - 1 GB

Computer Architecture:

It deals with instructions, addressing modes,

ALU, Pipelining etc. (Internal Design).

It deals with how various momory and Ilo interact with a system.

Computer design: It deals with hardware design.

- HIND-processor Virtual Memory Auxilary Pages (No life Meman = Secondary Cycle Storage words (MDD). words Process Magnetic Acdive HINES ON Unit Japes (life Cyale)


forma

Gold

Joing

·In

Case




Cacho levels & Random Aecers
Main Menory & Random Aecers
Magnetic Dinks -> Semi Random Hecens
Magnetic Tapes -> Sequential Access


- The purpose of memory hierarchy is to bridge the speed mismatch blw feet festert processor to slowers memory at reasonable cost.
- . The good of Memory hierarchy is to minimize average access time, of entire memory system.
 - · Since same info. presents at each level,

Case

Jound then 'Hit', otherwise 'Rault' TAGE



Cavalbut =
$$\frac{C_1S_1 + C_2S_2}{S_1 + S_2}$$



Tavg. = H, XT, + (1-H1) x (T2+T1)

$$Cavglbit = \frac{C_1S_1 + C_2S_2}{S_1 + S_2}$$

idge


nimize

In a 3-level Memory System

Shekar's Victory

OATE PAGE

Case 1! (default)



80% → 80 words → 4 (Hit) 20% → 90% → L2 =)18 words H2(Hit) 18 = 2 words

Cavalbit =
$$\frac{c_1 s_1' + c_2 s_2 + c_3 s_3}{s_1 + s_2 + s_3}$$

Case 2: (Strict Hierarchy)

(Hit T1, C1, S1, H1

L1

Jewitt 1 word | block

T2, C2, S2, H2

Jewitt 1 word | block

T3, C3, S2

access 10 ns

dicess

m 30

1)

0

Tang. =
$$H_4 \times T_1 + (I-H_1) H_2 \times (T_2 + T_1) + (I-H_1)(I-H_2)$$

 $(T_3 + T_2 + T_1)$

Cavg. /bit =
$$\frac{C_1S_1 + C_2S_2 + C_3S_3}{S_1 + S_2 + S_3}$$

D- Consider a 2-level memory system, where the access time of level-1 & level-2 memories are 10, ns & 150 ns. what is the avg. access time, if the LI Hitration is 90%.

Tang. =
$$(0.9) \times 10 + 0.1 \times 150$$

= $9 + 15$
= 24 nS

1- A system is employing with 2 levels. The avg. access time up lovel - 1 is 150 ns & with level 1 is 30 ns. The leve 1 access time is 20 ns. What is 1) tell Ratio

$$30 = H_1 \times 20 + (1 - H_1) \times 150$$

$$30 = 150 - 130 H_1$$

$$H_1 = \frac{120}{130} = \frac{13}{13}$$

$$= 92.33$$

Gold

(Mit)

words

vords

XT3

a) If Hit ratio is made to 10070, possibilitaries voltage rage acress time of L, & L2 memories.

+1 = 20 ns.

F2=0 150 no.

Hit ratio doesn't influence the individual access

line of Lill. Therefore, Ti=20ns & Tz=150ns, but

The Tayg. value will change.

10 of change in thit ratio?

Thorg. = 30 + 1010 of 30= 33 ns $33 = H_1 \times 20 + (H_1) \times 180$ $33 = 150 - 130 H_1$ $H_1 = \frac{117}{180}$ = $907_0 \Rightarrow 2.337_0 \text{ decreased}$

Di- At 0.8 bit in level-1 memory, the avg. access

Line is increased by 20% from 60 ns. & the L1

memory is 5 times fenter than L2. What is the

nemory is 6 times fenter than L2. What is the

nemory is 5 times fenter than L2. What is the

nemory is 5 times fenter than L2. What is the

nemory is 5 times fenter than L2. What is the

nemory is 5 times fenter than L2. What is the

nemory is 5 times fenter than L2. What is the

Jinu Ins, are (with

access

·s, but

is the

$$60 = 0.8 \times 7.7 + 0.2 \times 57.$$

$$60 = 1.87.$$

$$7_{1} = \frac{60}{1.8} = \frac{600}{1.8} = \frac{200}{18}$$

$$= 33.33$$

$$72 = H_1 \times 33.33 + (1-H_1) \times 5\times33.33$$
 $72 = H_1 \times 33.33 + (1-H_1) \times 166.66$
 $72 = 166.66 - 133.33 H_1$
 $72 = 166.66 - 133.33 H_1$
 $H_1 = \frac{94.66}{133.33}$
 $= 10.10 - 1$

Di- Consider a system with 2. level cache, the acress time of Li Cache, L2 cache and main memory are 1ns, 10ns & 500 ns. The Hit rate of Lik L2 caches are 0.8 & 0.9. What is Tavg, Bignoring searched time within cache.

Tavg. =
$$0.0 \times 1 + 0.2 \times 0.9 \times 10 + 0.2 \times 0.1 \times 500$$

= $0.0 + 1.0 + 10$
= 12.6

, access

1

s the

A- A system is employing with 3 little Williams

Occess thu of L1, L2 & L3 nomosies is 100 ns [word,

150 ns [word & 500 ns [word. The L2 & L3 memories

are divided into a block of 5 words. when a

peage feult occurs in L1 or L2, the processor must

read from L3 memory only. The H1 & H2 are


80 to & 90 to. what is Tave.?

 $T_1 = 100 \text{ ns}$ $T_2 = 500 \text{ xs} = 2500 \text{ word ns}$ $T_3 = 100 \text{ xs} = 750 \text{ ns}$

Tay = 0.8 x 100 + 0.2 x 0.9 (100 + 750) + 0.2 x 0.1 (100 + 750 + 250) $= 80 + 0.9 \times 170 + 0.02 \times 3350$ = 80 + 153 + 67 = 4283 + 67

= 300

Cache Memory:



· It is small and fastest memory.

· By placing most frequently used data and instructions, in a small cache, the average access

Jimes • TC

tor

out cast

·-Cac

Loe

Lol

at a with.

1)

Proxir

S Iword,

r must

re

time, can be minimized, thus improve the performance.

The performance of cache is known with hit ratio.

owhen miss occurs, the processor directly obtains from M.M and a copy of it is brought into cache for future references.

· Cache memory works. on the principle called


Locality of Reference!

It states that the references to memory at any given interval of time-tends to be confined within a few localised area in memory,

It can be

1) a patial LOR

It means that instructions in closed proximity to a recently executed instruction.



750+2500)

_ BN

- Hit ratio or Performance.
- . The first attempt to a word in as block is always a 'Miss (compulsory Miss).

Co

2) Temporal LOR:

It means that the recently accessed word (instructions or dated) is likely to be needed very soon, and repealedly.

"Capacity Misses'.

- . The performance of Cache (Hit Ratio) depends on -
 - 1) Cache Size (Small KBS)
- 2) Cache Block Size (large enough)
- 3) No. of a levels of cache (2-level)
- 4) Cache Mapping Technique (8-SAM).
- 5) Cache Replacement Policy (LRU).
- 6) Cache Updation Policy

1024

par


' Cu

A) D

rek

Othe Mapping Techniques:

The main memory of the mystems having having 1024 blocks and cache is of 64 blocks. Both partitioned into a block of 16 words.



© No. of bit req. to address M.M = 1024 * 16 words = 210+4 = 1214 = 1214 = 14 bits required

page = No. of blocks in Mim. as in C.M.

No. of pages =
$$\frac{1024}{64}$$

= $\frac{16}{64}$ pages
 $\frac{1}{84}$ = 4 bits (to represent page)

Gold ith block of page = ith block of cache.

· A M.M. block has fixed location inshelia cherice.

· Cache location for a memory block-

= M modin

M = Memory block member n = No. of cache blocks.

- · The mapping process is simple.
- · The replacement is done when same cache location block is found.
- · The Hit ratio is very less.
- · Accessing some block from diff, pages simultaneosly

is always a Miss (conflict).

. The address is divided into

	14 bits -	 >
Tag	8 lock	word
16 pages	64 block	16 Words
4 bits	6 bita	4 6

The higher order bits of the address compared in parallel with all the tags associated with cache blocks. If a match is not found, then it is a Miss!

.set

- TI

Leng

· 46

B) A

1000 tr

A

of c

full


- 0

· · ·

• 11

eache.


- · The delay due to tag comparisonnexing Visiabled
 Settling time or the latency, or the Delay.
- · The no. of bels in the tag is called Tag Length or Tag Size.
- · The max's no. of sag comparisons = 1.
- B) Associative Mapping (Fully Associative Mapping)



≥āli m

ancosh

- A M.M. block can be placed est any location of couche.
- · The replecement is done only when the carche is full:
- Member of Conflicto Miss in D.
- . Hit Ratio is very high.
 - · The address is divided into




in the

Gold

- · The tag composison is done sequentially's Victory
- · The Complexity of comparison hardware is more.
- · Maxim. no. of tag comparison = no. of cache blocks (n)
- e) Set Associative Mapping (SAM) -

· K is no of blocks in a set.



page - 00000)
page - 00001

š

· 7

₽- V

·I

·I

. The Set location of the M.M. block Shekar's Victory = S.L. (M) = M moel P

- · A M.M. block can be placed with k-allematives in a set.
 - . The replacement is done when the set is full.
- · Hit Ratio is Optimal.
- · The address is divided into


32 pages


- · No. of comparison = k.
- · The complexity of how is optimal.
- between use It is a combination of D.M. and A. M.
- . It is a collection of D.Ms.
- · If k = 1, SAM is DM.

B-1 A processor refers to the Cachen Memory 1000 dines. Out of which 150 references are resulting page fault due so conflicts, 100 of Them are due to capacity limitations and 100 of them are due to Compulsory page faults. What is the het ratio in D.M. & A.M.?

$$\frac{DM}{H.R.} = \frac{650}{1000} \times 100 = 65\%$$

th-2 Consider a cache with 256 blocks, of 16 words each. The M.M. is addressed with 16 bits. How this address is divided or what is the tag tize -





No. of Set(P) =
$$\frac{h}{k}$$

= $\frac{356}{4}$
= $\frac{64}{4}$
Tag size = $\frac{6}{4}$

4) B- Way SAM

$$P = \frac{256}{8}$$
$$= 32$$

Tag Size = 7 bits

Mote: The increase of set size (k) increases tag Size.


. With respect to Complexity >k is small.

Performance -> R is large. (Hit Ratio)


N-

-do.

Drocks. The main meniony contains 4096 block, each with 128 words. How the add. is divided?



14096 X128 = 2 12+7; words = 219 words 19 bits reg. to add. M.M.



Or- Consider a 8 million word M.M. and 256 block couche. Both persisioned into 64 word blocks.

- I) How the add is devided?
- a) what is the tag size or tag comparator size?
- 3) Maxm. no. of tag comparisons.
- 4) Additional memory for tags.
- 5) Cache Capacity or total Cuche Size For DM, AM, 4-8AM & B-SAM.

2)

3) -

A N

2)


3) · 4)

s) (

9


4-8

P = 3



Cache Caperalty

Shekar's Victory
OAIE PAGE



C.C. = Cache Size + Tag Menury + Disty Bit
Morpping

DW.

Case!

By default 2 word = 1 byte.

C.C. = 256 x 64 x 1 byle + 256 x9

Case : ? Let Size of a word is 32 bils (4 byto)

C.C. = 286 × 84 × 4 + 256×9

* If disty bit Included,

 $c.c. = 256 \times 64 \times 94 + \frac{9 \times 216}{8} + \frac{216}{8}$

120 gen

1

toh - If

who

 α '

set


A.

No.

\$1·:

إ له فلاً

Or Consider 9 4-SAM cache, collection total of DATE FACE FACE PAGE PAGE AND due cours and the cours generates 20 bit address of a word part. in M.M. How the add. is divided.



A- A 2-SAM require 8 bit tag comparator while direct DM requires 6 bits tag comparator. If the delay of tag comparator is 120/k ns where k is size of tag comparator let there is a multiplexer of delay 3ns, what is the settling time in DML SAM?


120 D.M.

NO. Multiplexer is Required so

$$ST = \frac{120}{k} = \frac{120}{6}$$
= 20 nS

2-SAMMultiplexer às req. 5.7. = 120 + 3 = 18

Or- Consider & Carole Organisations, 1 isher of 338 KB. 2-SAM with 32-bit byte block size, Other is of same size but DM. The size of address is 32-buts in both cases. A 2x1 MUX has latency of 0.6 ns while a 12-bit tag comparator has a laterity of R/10 ns. the heat latency of Dm is H, & 25 AM 1) The value of H, is c) 1.8



$$H_2 = 0.6 + \frac{R}{10}$$

$$= 0.6 + \frac{10}{10}$$

$$= 2.4$$

$$H_1 = \frac{R}{10}$$
 $= 17 = 1.7$

Cache Replacement Policy:

. A replacement policy in required for AM &SAM but not for DM.

. The replacement Policies are climed to minimize Miss penalty for future references.

D) R

&) F

. Ce

3) 🛭

-Mu

4) L1

sel

the

5,

The

A)

The Replacement Strategy can be

1) Random - No specific Contenia to Certain Victorio Victorio Victorio Dele LAGE OF LAGE

- 2) FIFO-the block which entere first is the candidate for replace ment.
- 3) LRU The block which has no references from the longest time (Default method), called optimal algo.
- 4) LFU (Least Freq. Useal) the block with Jewest references (counting method).

A- Consider a direct mapped cache with 8 Cache blocks (0-7). If the memory block requests are in the order (3,5,2,8,0,63,9,16,20,17,25,18,30,24,2,63,5,82,17,24), w.o.f. memory blocks will not be in the cache at the end of requence?

A) 3 B) 10 c) 20 D) 30

7/63

 $\frac{3\%8 = 3}{1\%17.25,17}$ $\frac{2}{2,18,2,82}$ $\frac{3}{3}$ $\frac{4}{20}$ $\frac{5}{6}$ $\frac{3}{5}$ $\frac{9}{5}$ $\frac{1}{5}$ $\frac{1}{5}$

& SAM

2-bits

.6ns

of

SAM

hi ze

B- Consider a Fully Assocative Cache rueith & Cache blocks and the following sequence of memory block request-(4,3,25, 0,19,6, 1) B H6,35, 45,22, 8, 3, 1). IJ LRUW used, which cache block will have remory block 7? A) 4 855 c) 6 D) 7 M.R. = 5/17 M.R. = 12/17 26325 9 19,3 5 8, 9 6 25 16 B- Consider a 4-SAM with 16 Cache blocks, the memory block requests are in the order

(0,255,1,4,3,8,133, +59,216, 129,63,8,48,32,73,92,155), w. O.F. memony block, will not be in the cache, if LRU is used P

D)216 A) 3 B) 8 9 129 5.L. (M)=m\$10P

P=n| R=16 = 4 Set 0 SL(0) = 0 % 4 = 0 51.(255)=0255 84=3 Set 1

H.R. = 1/17 Set 2 M.R. =16/17 288, 155

set3 159

On Ce If. LR segme prese

Set

Set

Sel:

Set

gn- (Use

follo

9,1

Syo

SJ2

blocks rest-Ruiss Or Consider a 2-SAM has a tolat of & Ceiche blocks. If LRU is used to replace for the Armemory block request (0,3,5,9,7,0,16,55). Which memory block will present in the cache at the end of sequence?

	1	0	
Seto	Ì	16	
Set 1		5	
Jex +		9	
		,:	
Sel 2		\	i
Set 3		3,55	
		I	

 $p = \frac{8}{2} = 4$ $p = \frac{8}{2} = 4$

· j

16 = 4

A- Consider a small 2-SAM with a total of
4 blocks. For choosing the blocks to be replace,
4 blocks. For choosing the blocks hisses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks misses for the
4 blocks. For choosing the blocks address is

4 blocks. For choosing the blocks address is

4 blocks. For choosing the blocks address is

5 blocks. For choosing the blocks address is

6 blocks. For choosing the blocks address is

6 blocks. For choosing the blocks address is

6 blocks. For choosing the blocks address is

8 blocks. For choosing the blocks address is

9 blocks. For choosing the blocks address is

10 blocks.

P= 470 = 2

No of num = 4 out of

Gold

A- Consider a 2-5 AM, consisting of Sheker's Victor Brocks and ac cache blocks. The eache location for the memory block K is _

- A) K mod 20
- P = 20 = C B) k mrd 2°
- . et k moel c.
 - D) 2° mod K

S.L(K) = K 90 P 5 = K moel c

On- Consider the cache has 4 blocks. For the memory references (5, 12, 13, 17, 4, 12) (3), 17, 2, 13, 19, 13, 43, 461, 19).

- What is she H.R. ?
 - c) FIFO
 - ii) LRU
 - MC (iii
 - iv) 2-SAM (CRU)

i) FIFO	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	(ii) LRU 0	\$4	12,73771
	13 × 43	·	12	
. ·	13 15	2	13	
	1719	. 3	17	

(iii)
$$810$$
 $12,1412$ 13 $13/17,13$, $12,13/17,13$, $12,13/17,13$, $13/1861$ $12,13/17,13$, $13/1861$ $12/18/19$ $13/18/19$ $15/1$

and r

1 T

4 Alu

4 Th

geolyc

4 E

4 The

associa

4 Nr

4 Edd


Hux Hux P

nory.

2,13,17

1P= 2

3,17,13,



The updation policy can be

1) Write - through Policy

4) Simultaneous expolation of a word in C.M.

and m.m ..

1) Incomistancy (Cache Coherence) in revolved.

4 Always I/O how correct date.

4) The updation is done with boss increased bus dropic and overhead.

4) Effective for less updations.

4) The updation takes Im time.

e) write - Back Policy

y The updation in M.M. is postponed until the associated block is replaced.

4 No additional bus tropic.

4 Eddersive for more updations.

4 A word moetified in a cache blockwhelis's toliately block and the associated disty but is set to 1.

4) The block as bransformed to M.M. and updated only when dirty bit is set to 1.


If no. of dirty blocks is 0, both Write-Hrough & Willo-back has some performance.

Br- A '64- word cache and me M.M are divided into 16 word blocks. The access lines of Cache & MIM. is long for words & sons/word. The H.R. for read operation is 80% & write operation is 9010. Whenever a page feult is generated, the associated block ment be brought from man to Cache for both Read & write Operations. Let othere are 40 % diffe reference for write operations.

- P) What is the average access time?
- B) what is shroughput?

If Write- Shrough updation scheme is used-

An



HW= 90% MR =80% Jw=40% tR = 60 10

tave

black

updatad

Hisocoph

b soi

o 8 1.R.

ûs-

90

sve.

(_

Cox-II

$$= 0 + 162$$

 $= 170 \, \text{nS}$

Simultaneous Tupdation in Culu

Tay (w) = Hw * TM+ (1-Hw) (TB+TM)

Case-I

$$Tavg(00) = HeW * TM + (1 - HeW) Tm$$

$$= 0.9 * 50 + 0.1 \times 50$$

$$= 45 + 5$$

$$= 44 ns 50 ns$$

Tay = 170 + 18 = 788 nsTay = 170 + 130 = 300 nsTay = $0.6 \times 170 + 0.4 \times 130$ = 102 + 52= 154 ns

In the above problem if write strong variety in used, what is Tavy and throughput?

Tavy = for * Tavy(v) + for * Tavy(w)

Case-2

= 170 ns mm updation mapping

Carety with x for mm to cm


Updation with x for Mm to cm

Tavg (w) = HR * (Tc+(TB)) + (1-Hw) (TB+Tc+TB)

= 0.9 × 810 + 0.1 × 1610

= 729 + 161

= 690 ns



Corse -1

 $T_{avg(\omega)} = H_{\omega} * (T_{c} + T_{B}) + (1 - H_{\omega})$ { T_{m} } $= 0.9 \times 810 + 0.1 \times 50$ = 0.729 + 5 = 0.734

Throughput =
$$\frac{1}{Tavg}$$
 = $\frac{1000}{458 \times 10^{-9}}$ = $\frac{1000}{458}$ M words/see = 2.2

Cach

occupie and d A) wh

Am

Step &

Step3

2 eleme

Al.

= Shekar's Victory

Cache Memory and Arrays: -

Br-Consider an array is A [100] and each element occupies 4 words, A 32 but word cache is used and divided into 8 word blocks.

A) what is the H.R. for the statement

Am Step 1 Memory Smeture

[a(0) a(1)] a(2) a(3)

Steps

$$\begin{pmatrix} A(0) \rightarrow H \\ A(1) \rightarrow H \end{pmatrix}$$

2 elements will shift from min to CM

001134

2.5

ALGD LA

H

1) what is the HIR for for (i=0; i<100; i++) x = A Cij+lo;

= Shekar's Victory

 Δ H.R. = = 50%

> A(0) -3 (ı) A A(2)A(3) - - M

of Jimes, block O moelified?

A (8) A(9) **n**(1) A(10) Afz) A(u) A(3) A(4) A(5) 0,8,16,24,32,40,48,56, A (3)

100 relevels 4

Dr- Cosider an array han to elements & each eac elements occupies 4 words. A 32 bet coord cache is used & divided into a block of 8 words - . A.H. sub in tealer

(++) for (2=0; 6<10; 6++)

=13 fines

64, 72, 80, 88, 96

Au (2=0, 2510, 144) ATIJEJE = RTEJEJJA

100 elevets


1 elen

C()


b) Color

Her

3 (1)R










a) Row Major Order (default)





b) Coloumn Mayor Order


- & How many element a block can hold + 2 elements
- 3 (1) Row major Order

$$R$$
 W
 $A(0)(0) \rightarrow M$ H
 $A(0)(1) \rightarrow H$ H
 $A(0)(2) \rightarrow M$ H
 $B(0)(3) \rightarrow H$ H

obroc








(fi) Column Majer

$$R$$
 R
 $A(0)(0)+M$
 $A(1)(0)+M$
 $A(2)(0)+M$
 $A(3)(0)+M$
 $A(3)(0)+M$



921-120 of si each.

for 1

inition of comparts.

(i) n

A) (

Pr Rou

Step

Step3

A

A

A CPU has 32 KB direct mapped cached with 120 byte block size. Suppose "A" is GATE 2-D PARTY OF of size 512 x512 with elements, that occupying 8 bytes each. Consider the following two program segments for (i=0; i<512; i++) Jer (1=0; i < 512; i++) der (J=0), J < 512, J++) der(3=0) g<512,5++) x=x+A[i][j]; x=x+A[][c]; P1, P2 are executed independently, with some initial state, i, I & or are in registers. Let the no. of cerche miss is experienced by P, in M, & P2 is (i) M, J 16384 D) 262144 A) 0 B) 1024 Step 2 Coloumn May Row Major [00]10/20] -- |01 11 |21/-åtep & $\frac{2^7}{2^3} = \frac{2^{17}}{2^7} \Rightarrow 2^{\frac{6}{14}}$ A (0)(0) Each block containing 16 Clarent A(0)(15) Step3 A(0)(0) -> M.R.=15 A (0) (1) ->

M.R. = 16

No. of total mises =

S12X512 = 16384

A (0) (is) -1 H

, 1

= Shekar's Victory

b)
$$\frac{M_1}{M_2} = ?$$

$$\begin{array}{cccc} & & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & &$$

$$\frac{M_1}{M_2} = \frac{V_{16}}{16/16} = \frac{1}{16}$$

$$M_2 = \frac{512 \times 512}{16} \times 16^{\circ}$$
= 262144

Secondary or Auxilary Storage Devices;

D' Magnetic Disks:

A magnétic disk is a thin circular metal plate, usually recorded on either side. The data on the disk organised as· Ec

brack

call


· 70

· Tt disk

• Th

See

de sire



Data in disk . A set on concentric circle called as track.

- · Each track holds same no. of managable units,
- · The universal rize of a sector is 512 bytes
- · The disk space without format overhead is fermatted disk space
 - . The basic unit of transfer is a rector.
 - . The recording density e = 10.00 of Byles e = 10.00
 - · Maxm. recording density is at inner most week.
 - The data transfer recti D = No. of bytes/sec.
 - · It depends on Rolations per Minute (RPM).

Seek Time (ts):The fine required for the RIW head to the desired track.

Gold

₩^{*}

32

لقا

in on

Rotationer delay

more RIW head to the beginning of desired sector.

- · If position of the sector is not known, the ang. rotational latency is one-half of a rotation.

 i.e. $t_r = \frac{1}{2}$ rotation time.
- . The access time of the disk

$$t = t_s + t_r$$

tavg. = ts + tr + tolata transfor + toverhead

delay for setup with controller.

reaching to the desired sector beginning is randomand accessing a bytes from it is requestial.



Constant Density



Constant Angular Velocity
(Same amount of data on
each track).
(Variable density)

· 'Eci

Mi

3

e) (

j) Si

heard J.

un on

n =


3) Sin

Si

<

(

_



ž

- in a disk pack forms a cylinder. DATE PAGE
- · No. of Cylinders = No. of heick ion a surface.
- Di- Consider a disk pack with the following specifications
 16 Surfaces, 128 brack [surface, 256 sectors/bracks, and
 512 bytes [sector:
- A) what is the capacity of disk peack?

$$C = 16 \times 120 \times 256 \times 4512$$
 bytes
$$= 24 + 7 + 8 + 9$$
 bytes
$$= 28 \cdot 8$$

$$= 28 \cdot 256 \cdot M \cdot B$$

B) The no. of bils is required to adoline the sector?

Total no of sectors = $16 \times 128 \times 206$ = 24+7+8 $= 2^{19} \text{ sectors}$ $= 2^{19} \text{ sectors}$ = 19 bits required.

c) It the above disk pack, the format overhead is 32 bytes | sector. What is the formalled disk space?

16 × 128×256 × (512-32)

= 24+7+8 × 480 Bytes

= 2 40 MB

D) In

64 by

lost

E) Le what

Per

6

D'In the above disk pack, the format overhead is Shekar's Victory Shekar's Victory Dis lost due to formeitting ?

 $16 \times 128 \times 256 \times 64$ $= 2^{4+7+8+6} = 2^{25} B$ = 32 M B

E) Let the diameter of immermost track is al com, what is the moon, recording density.

Perimeter = 7 * D = 22 x 21 = 66 cm

ifications

, and

لعم

66 cm. - 9 drack capacity

(= \frac{1}{66} x 256 x 512 Bytes/cm.

= 1.9 KB/cm, = 1.9 KB/cm

Gold

2) Let the diameter of innormost track in 21 cm, with a KB/ctm. What is 2 tracick capacity. (DATE PAGE)

2x26 2 com -> 2KB 42 KB 66 cm -> 2x66 =132KB

G) The disk is rotating at 3600 RPM, what is the data transfer rate?

D = NO of byles Sec

3600 solutions \rightarrow 60 x 10³ msec. $\frac{60 \times 10^3}{3600}$ msec.

= 16.66 msec.

16.66 ms -> 1 drack fixed R/40 head

(n x 1 drack)

16.66 ms ---> 16 * 256 * 512

1000 ms (1,200) → ?

D = 1000 x 16 x 256 x 512 Byte / sec.

= 125 Mbps

H) Using a RIW head, the disk is rotaling at 6000 RPM.
Wheat is the data fremsfer rate?

6000 rotalion = 60×103 ms

1 4 = 60000 = 10ms

1) If 3000 a see

11

J) to c 512 l

> 40 Cor

Hieu,

data

10 ms & -> 1 brack

Shekar's Victory

DATE FAGE

1 -> 1000x 256 x 512

1000 ms (1 sec) + ?

D = 1000 x 25 6 x 512 bytts/sec.

= 128 X100 Kbps

zls mpps

I) If the disk system has rotational speed of 3000 rpm, what is the overage access time with a seek time of 11.5 msec.?

Tavg = Ts + Tr 4

to > half rolation time

1 rolation - 60 × 103 msec.

3 000

20 msec.

 $t_r = \frac{1}{2} \times 20 = 10 \text{ m/sec.}$

targ = 11.5 + 10 = 21.5 miec.

O RPM-

5) to what is the av. acress time for tronserring 512 bytes of data with following specification?

Av. seek time = 5 msec., disk rotation = 6 0000 pm

40 KBlACC.

Controller overhead = 0.1 insec

Gold

 $t_{\underline{z}}$

6000 Y → 50 X103 mile.

1 rotation -> 10 msec.

 $t_{\gamma} = \frac{1}{2} \times 10 = 5 \, \text{msec.}$

totaleihen -

40 KB -> 103 miec.

512 B -> 512 x 103

40 x 2 10

= 2 103

80

tdt = 12.5 mer.

to = 0.1

Tavg = 5 + 5 + 12.5 + 0.1= 22.5 + 0.1 = 22.6 msec.

A- A set an certain moving armed disk storage north one head has the following specifications.

No. of tracks | surface = 200

disk rotation speed = 2400 rpm

tracks storage corporaty = 62500 bits

avorage lateracy = P mose.

data to transfer rate = Q bits / sec.

and

1 dorage min^m.

(i). wi

Tavg. = 4

Shekar's Victory
DATE PAGE

disk rotation speed = 2400 rpm

2400 rotation - sures 60×103 mm.

 $\frac{1 \text{ sotation}}{2400} = \frac{60 \times 10^3}{246}$

=) 25 moc.

P = = 12 x 25 = 12 5 msc.

25 morec -s 1 drack 62,500 bits

1000 msec. -> 9


 $G = \frac{1000}{25} \times 62,500$ $= 2.5 \times 10^6 \text{ bits / sec.}$

On A disk pack has 19 surfaces, storage area on each surface has an inner diameter of 22 cm. and outer diameter of 33 cm. The max m. recorded and outer diameter of 33 cm. The max m. recorded storage density on any brack is 2000 bits /cm and minm. specific blo the bracks is 0.25 mm.

1 cm = 2000 bils (1 brack capacity)

ge

C = n x no. of tracks & track companient page



* Duly in Always inner surface diamete is to be Jaken.

perinuter =
$$\frac{\pi}{7}$$
 x 22 = 69.14 cm.

$$width = \frac{33-22}{2} = 5.5 \text{ cm}.$$

x - width of brack y - width of gap approbe to atpoin a no of track = w nt = w (on y is not given) ne = \(\text{\text{y}} \) (x is not given)

B) 🗿 RIW

Affer adobre

> S. 15+

(i) the

A) 5

(Ti) The

A)(0,15

B) The disk is rotaling at 3600 popular working a RIW head what is the data transer rule.

3600 rotation -> 60 x103 msec.

1 rotation -> 60 × 103

= 16.66 moc.

16.66 msec - 1 drack (17.28 KB)

1000 msec. = 17.28 X1000 16.66

= 1 Mbps

DI-A hard disk how 63 sectors track, 10 platters, each with a regarding surface and 1000 cylinders. The address of a sector is given as $\langle c, h, s \rangle$, where

C -> cylinder 10.

h - surface no.

S -> sector no.

thus, the oth sector is addressed as <0,0,07, 1st sector as < 0,0,17 and so on.

(i) the address < 400, 16,29> converponds to sector no? A) 505035 B) 505036 (C) 505037 D) 805038

(ii) The address of 1039 rector is?

A)(0,15,317 B) 20,16,307 (20,16,31> D) 20,17,31>

Gold

No. of surfaces =10x2 = 20 No. of bracks = 1000 No. of soctor brack = 63

paralle dracks

corborc

<400,16, 295

1 cylinder = 10 x 2 x 63 400 Cgeli-= 400×10×2×63+ 16×63 + 29 = 505037.

(b) A) 0 +15 ×63+31 B) 0+16 × 65+30

c) 0+16×63+31 = 1039

D) 0+17x63+31

- 2) Magnélic Tapes:
 - · A magnific dape is a sequentially processed

storage.

- · A tape is formed by depositing magnetic field on a very thin wide plantic tape.
- · Iron Oxide is the magnifising field or material.
- . The data on the tape is organised as

· Each all the

· The terpe.

The

Rec


 \mathcal{D}

· The

1)5

2) C

3



- · Each track arruned to have a fixed RIW head and all the back operate simultaneously.
- · The reo RIW operations takes place by moving the tape with a uniform velocity wint RIW head.
- The utilization factor of the dope $u = \frac{B_L}{}$

no. of bytes linch.

- · In Japes, see l'is constant.
- . D = No. of bytes (sec.
- . The data oranjer rate depends on 1) Speed of the tape
 - 2) Constant recording density
- . The max'm dates x-fer reste of tespe

Gold

essed

علعل

أما

. The capacity of the tape

Di- Calculate the utilization fector of tape, if GIL = 0.5 inch, storage density (e) = 3000 Bytes /inch and Block Morage carpacity = 6 KB

$$B_{L} = \frac{3000}{6 \times 1000} \text{ inch}$$

$$B_{L} = \frac{6 \times 1000}{3000} \text{ inch}$$

$$= 2 \text{ inch}$$

$$U = \frac{2}{2 + 0.5} = \frac{2}{3.5} = \frac{4}{5} = 0.8$$

Or Suppose that data on the type is organised into blocks, each confeining 32 Kbits. A gab of 0.4 inch separates the blocks from each other. The density of recording is 6250 bits | inch. How many bytes many be stored on a tape reel of 2400 feet?

th

Gr = 0.4 inch e = 6250 bils/inch L= 2400 H; = 2400 × 12 Capacity of Jape = ?

Shekar's Victory =

 $B_{c} = 32 \text{ K bits}$

 $B_L = \frac{2400 \times 12}{6250}$ ench $\frac{Bc}{e}$

= 32×103

= 5.12 inch

No. of blocks = L But Gru

= 2400 X12 5.12+0.4

= 2400 x12 5.562

25217

C = no. of blocks XBc

= 5217 X 32 KB

= 20.8 MB

into inch rilg many

Gold

of linear velocity 50 inches sec. and batter of the linear velocity 50 inches sec. and brander density of 110 Kb/inch-track. Max^m. data brander orate = 8

D = NX V RP

= 60 x 50 x 110 KBps

= 55 MBPS

Or- Consider a teape having 8 mtrs. length, moving with a velocity of 50 cm/sec. Let the linear recording donsity is 8 k bits / track-cm. with 8 parallel track.

(i) what is the capacily of tape?

C = LXnXP

= 8×100 ×8×8 KB

= 6400 KB = 6.4 MB

(ii) what is block storage carpentily & with a block length of 2.6 cm.

BL = 2:6 am.

Bc = 9

Bc = BL * N*C

= 2.6 × 8 × 8 KB

= 20.8 KB

gap of effective

工

1. Pro

2. Inte

3. DM

1. Prog

moin r

Leagini buoce 280

Ine

notempe. -donsity Z=2


(ii) tena bet, the length of a block is 2.4 cm and a gap of 0.6 cm separates from each other. When effective data dranfer reite?

> Deff. = UXD = UXVX NXC = 2.4 2.4+0.6 × 50 × 8 × 8 Kbps


> > 0 8 X50 X8 Kbps

= 320 Kbps

ing with ing donsity



Data Tranjer Modes:




- 1. Programmed I/O
- 2. Interrupt Driven I/O
- 3. DMA mansfer
- 1. Programmed I/O-
- . In this mode the I/o has no direct access to main memory.
- · Any transfer involves execution of instructions by the processor for device status, Ilo initialization, for reading and writing, for knowing stelles etc.
 - · Inefficient mode of transfer.

th a


· Use to transfer few (1-2) words.

Shekar's Victory = DATE FAGE

2. Interrupt Driven Ilo-



- · In this mode, when the device is ready, it send an interrupt for data transfer.
- · Efficient than programmed Ito.
- · Not suitable for large volumes if dates tremsfer.
- · If more than I device intersupts simultaneously, priority driven Ilo is used.
- · Using this the high priority device address (vector Address) can be obtained.
 - A) SIW Approach or SIW Polling



Executing a set of routines for data transfer is inefficient. Hence, not recommended.

B) Hardware Approaches
(a) Serial | Daisy Chain | HIW Polling:

> <u>B</u>- In w. o-F


ATI

B) It

c) Us D) A

devic

(b) Par




ifer.


901


B- In Deisy Chain scheme for connecting I/O dievices w. O-F. statement is correct?

A) It gives non-uniform priority to various devices.


- B) It gives uniform priority to all devices.
- c) Use to connect slow device to the processor.
- D) A separate interrupt pin on processor for each device.
- (b) Paralled Priority Driven Ilo:







· During large volumes of data transfer bles disks and main memory, the processor is completely relieved, using DMA transfer with DMA controller.



BR: Bus Request

BG: Bus Grant

DMA Transfer Modes:

- D Interleaved Mode

 An alternate half cycle c.e. 1 cycle DMA+1 cycle processor
- 2) Cycle Stealing Mode - DMA returns the bus after a word transfer.
- 3) Block Mode DMA returns the bus after a block transfer.
- DMA returns the bus after complete data transfer.


<u> 91-</u> Cc


1) what

driven I

every

1





1) what is the peak data transfer rate?, using Programm driven I/D, which requires 8 instructions overhead for every word?

4 × 10 6 instructions - 2 sec. (I instruction overhead)

1 word length $\rightarrow \theta$ instruction overhead $\rightarrow \theta \times 0.25 \mu sec = 2\mu sec.$ Gold

ks and using

s Request

cle proce scor


γ,

ufer.

sfer.

$$2\mu s \Rightarrow 1 \omega ord$$

$$1 \times 10^6 \mu s \Rightarrow \frac{10^6}{2} \times 1$$



Break = 500 K words/sec.

2) what is the peak data transfer rate, using interrupt driven data transfer, which needs 4 instructions overhead?

Dpeak 1 instruction overhead = 0.25 usec.

1 word length -> 4 ins. overhead

1/45 - 1 word

1 × 106 µs -> 1× 106 word/sec.

D peak = 1×10 6 word /sc.
= 1000 k words/se

3) How many times the performance of interrupt driven is better than programmed Ilo?

Performance & D)

$$\frac{P_{I}}{P_{p}} = \frac{D_{I}}{D_{p}}$$

$$P_{I} = \frac{1000}{500} \times P_{p}$$

$$P_{I} = 2 P_{p}$$

stealing availa what by

iterrupt

vscc.

biven

c .

Di- Consider a device of 10 KBPS is Shused vibrosy cycle stealing mode of DMA. Whenever a 4 byte word is available, it is transferred into memory in 50 ms. What is the 40 of processor performance reduced by DMA?

A = soms

4 byte -> 1 sec.

4 byte -> 1 sec.

10 × 1000 × 4 × 106 M sec.

Rata transfer time (n) = 400 M sec. x = 400 M sec.

10 CPU idle = $\frac{y}{x+y} \times 100$ performance reduced

= $\frac{50}{400+50} \times 100$ = $\frac{50}{450} \times 100 = \frac{100}{9}$ = $\frac{1111}{20}$

<u>Br-</u> Consider a disk drive of following specifications.

16 surfaces

OATE PAGE

512 track / surfecce

512 sectors/hack

1 KB/ sector &

3 000 RPM with a single of whead. Whenever a 4 byte word is available, it is transferred blu memory and I/O with a memory cycle time of 40 n.sec. what is the to of processor is blocked due to DMA?

y = 40 ns

3 000 rotations -> 60×103 msec.

1 rotation $\rightarrow \frac{60 \times 10^3}{3000}$ ms

-> 20 ms (1-brack)

1-track - 20ms
(512XIKB)

4 bytes -> ?

90 idlo = $\frac{4}{2149} \times 100$ = $\frac{40}{40 + 15625} \times 100 =$

iENGL of memory ic. what 1. The storage area of a dink has the inner diameter of 10cm and outer most of 20 cm., Maxm. recording density in 1400 bits/cm., the disk rotales at 4200 rpm. The M.M. of system is having 64 bit word and 1 uses cycle time. If Cycle stealing is used for data transfér, what is the to of memory eyeles stolen for transferring 1 word.

A)0.5% B) 1 % e) 5 10 D) 10 %

du D, =10cm, D2 = 20cm, y = 1 ma. e = 1400 bits (cm

4200 volution -> 60×103 perce.

1 rotation -> ?

1 relation = 60×103 = 14.28 ms. (1 brack) 4200

10= 71+9 X100

Parimeter = * D 1 - brack space = 22 ×10 cm, = 31.4 cm.

1 cm. -> 1400 bits 31.4 cm. -> ?

1 derck capacity = 31.4 ×1400 = 44 K bils

1 drack ___ 1428 ms

 $\alpha = \frac{64 \times 14.28}{410^3} = \frac{64}{410^3} \times 14.28 \times 10^3 \text{ use} = 20.7 \text{ use}$

Gold 10 = 7+22 ×100 = 1+20-7 ×100 = 600 = 60000 = 60000 = 60000 = 60000 = 60000 = 6000 = 6000 = 6000

on A hard disk with bransfer rate of 10 Mbps is constantly bransferring the data to memory witing think. The processor runs at 600 MHz and it takes 300 & 900 cycles to initiate and complete DMA bransfer. If the size of bransfer is 20 KB, what is the 20 of processor time consumed for transfer operation?

$$x = \frac{1 \times 10^{-6} \times 20 \times 10^{6}}{10 \times 10^{6}}$$

$$x = 2000 \text{ Msec.}$$

(Time Period) (lock =
$$\frac{1}{6000}$$
 x10⁶

$$= \frac{1}{600} \mu \text{ sec.}$$

$$= (300 + 900) \times \frac{1}{600} \mu \text{ sec.}$$

$$= 2\mu \text{ sec.}$$


$$96 = \frac{9}{3+2} \times 100 = \frac{2}{2000+2} \times 100$$

* I 10 &


Processor

- · An I
- 1) Periph
- 2) The c
- 3) The dimenory.
- 4) The G
- · An I
- 1) Bufferin
- 2) Convert
- 3) Perfor
- 4) Impro
- 5) Capable
- An III
 multiple
 channel.

us consider-1. 77 Cu 5 & 900 If the processor



- · An Ilo-interface in required because -
- 1) Peripherals are mechanical in nature.
- 2) The data transfer rate differs from cou and memory
- 3) The data format and codes differs from CPU and memory.
- 4) The operating mode of each device varies from other.
- · An Ilo interfere performs -
- 1) Buffering info.
- 2) Converts serial data to parallel and vice-versal
- 3) Performs error control.
- 4) Improves data transfer rate.
- 5) Capable of executing I/o instructions, called I/o processor.
- · An Ilo-interface capable to manage several devices, multiple interfaces are connected to a module using channel.



- · A channel can be -
- 1) Selector Channel!

Data transfer
$$(D_s) = \max_{i=1}^{n} \{D_i\}$$

e.g., here Ds = 3Kbps

a) Multiplexer Channel:

Seloctor

Delsective

Relatipleson

attached
of 16 K
10 line
effective

 \mathbb{D}_{ϵ}

IO To

ં ફ્રેલ

of In

* In

asy choo

* Synchro

byps S

2Kbps

Or An Ilo System is consisting of a selector channel attached with a tape drive of 10 KBp Endown and she drive of 16 KBps and a multiplexer channel attached with 10 line printers, each of 1 Kbps rate what is the effective data transfer rate?

Deff. =
$$\max_{i=1}^{10} \{D_i\} + \sum_{i=3}^{10} \{D_i\}$$

= $16 \text{ KBps} + \underbrace{10 \times 1}_{8} \text{ KBps}$
= 17.25 KBps

Ilo Transfer:

Ilo Tramjer

Synchronous

Serial Parallel
Serial Parallel
(Process & I(o) (MM & processor)

* In Computer N/ws transfer is serial synchronous

generally.

* In Single Comp. Syrlem transfer is generally


asy chronous.

* Synchronous.

Synchronization
1. Characters
Must be excluded from data transfer

 $\exists j o t I$

Some S



Are included in data transfer rate-

· Data transfer rate

· Band Rate / Bit Rate

- . The Baud Rate is the rate at which serial information is transferred.
- * Asynchronous -> Parallel -> Source Data lines D

 Data Accepted

Handshake Protocol

Di- Assume each character cools consist of 8 bits. The no. of characters, that can be transmitted per sec. Imough asynchronous serial lines with a bound rate of atop and two stop bits, is _____?

$$D = \frac{2400}{8+2} = 240 \text{ chars. | see.}$$

fin In parity 1

A sep synchror followed is last of A) 100 B) 100 B) 100

sofn -

der

nsfer rate.

Ar. In resid communication, employing 8 data bits, a parity buts and a stop bits. The min's board real gequired to sustain a transfer rate of 300 charr. Nec. is = ?

D = 300

$$\eta = 300 \times (0 + 1 + 2)$$
= 300 × (1) = 3300 bits / sec.

A-A resial transmission Ti uses & info bits, & stent bil I stop bils & 1 posity bit, for each character. A synchronous toansmition, To uses 3 8-bit sync. chars, followed by 30 8-bit info. char. If the bit rate in 1200 bils 1 sec. in both cases, what are the transfer rates of T, & To?

A) 100 ch/sec, 153 charlsoc.

136 8) 90

9 100 1, 135

D 80 '1 ,153

Sofr -

5. The through 400 and

yormalion


$$\eta = 1200 \text{ bits | sec.}$$

$$D_{T_1} = \frac{1200}{6+2+2+1} = 100 \text{ chars | sec.}$$

for 240 into bils -> 24 bits Sync. bils required 12 co = 1200 × 24 = 120 Sync. Bill


$$T_2 = \frac{1200 - 120}{8} = 135$$
 char [se.

Gold



Shekar's Victory





MAR (Memory Address Register):

It holds address of instructions or data to be read or written with memory.

MDR (Memory Data Register):

It holds data or instruction to be read or written with memory.

IR: It holds current instruction code.

PC: It holds address of instruction to be executed.

Instruction Cycle -

- 1. Instruction Fetch (IF)
 - a) MAR PC
 - b) PC← PC+1
 - C) Read (MR)

(e.g. MAR ← & 500)

(e.q. next Instruction -> 2004)

Z. I

3. Op

4. E

5.

6 · II

· Regi execution implement

Interry

Stativ

C Z S V

d) IR - MDR (Part of MDR) Shekar's Victory PAGE

2. Instruction Decode (ID)

IR to Control Unit

3. Operand Fetch (of)

4. Execution & Store (Ex) write-back (final value will be writted beack)

5. Instruction Cycle

If Indirect add mude is used.

ADD300 ADD300 | Sel 12 (yeles of read

6. Intersupt cycle / Phase

. Register transfers are micro operations, each instruction execution involves a sequence of micro operations to be implemented by the processor.

11 I/O 2. Program 3. DS Interrupt Processing ISR₂ Interrupt (ISRI) User Program Program States word (PSW) nested Laderck 3.CPU Mode 4. Return

alão

De

2004)

No. of PSWs = No. of Interrupts Processed

· In general the epu is operated in two modes-

1. System | Supervisory | Priviliged Mode:

Executes operating system programs to obtain system services.

2. User/Non-Privilized Moele:

Executes user application.

- The intersupt can be -
 - 1. External / 4100 Interrupti:

Ar Raised due to timing & I/O devices.

2. Internal Interrupts: Raised due to erroneous use of instructions

and data.

E.g. * Invalid Opcode

* Register Overflow

* Division by Zero.

Arise due do sualdehing from user mode do system or vice-verser.

D- A processor needs software Interrupt to ____

- A) Test the interrupt aysten.
- B) To implement co-sortiues.
- To Obtain System Services.
 - D) To return from subsoutine.

Di A In order

on inter

b) By geter

execution

D) By

PC

Insta

A CPU has two modes, Privilized and Non-privilized In order to change from one to anotherwar's victory required nodes -In A CPU generally handles an interrupt by executing obtain an interrupt service rotilive A) As soon as an intersupt is Raised. B) By checking the interrupt register, ight the end of Jetch cycle. B Is By cheating the into register, after finishing the execution of current instruction. D) By checking the int. register, at fixed time interval. enices. instructions 2000 ع مه حا Return Adolvess PC \$ (2008) mage go Instruction Formats -· Operand

Instruction Formats - Operand

Decode Address Part


Operand

Operand

Addressing Mode

Addressing Mode

Gold



```
Troblems Related to Ind'n Set.
```

```
Of Consider the memory wealtons 1000 shear's victory of are having the values 18, 1 & 16. Identify the correct statement, after the following program is executed.
```

Rs=1 $R_s \leftarrow 1$ Ra = M[1+1000] Rs , 1 MOVI Rd, 1500 (Rs) | Rd = M[(Rs) +1500] = MIN) LOAD 1 Rd - Rd + 1000 Rd = 1+1000 Rd, 1000 ADDI W[041001]=3 ' w[ka)+0] ←20 0(Rd),20 STOR I M[1001] =20

A) M[1000] = 20 B) M[020] = 20 C) M[1021] = 20

Method of Solving Such Probs-

1. R1, R2, R3, -- Rn -> Register References

2. X, Y, A, ---, 3000, 400 -> Memory References

3. MOV I Rs, 1 Value Ironmediale

4. Ri -> Ri Operand (Register Mode)

5. (Ri) -> Ri Memory Address M[Ri)] (Register Indirect)

6. IOD (Ri) _ M [IRi] + IOD] (Scaled Register Indirect)

6. 100 (Ri) -> M[(Ri) + 100] (acoura)

offset of

Time.

sth.

איני בי

uth

ntn

wl'n

nte

, memory.

must be

ids must

stack.

ior. coded.

cation.

Gold

D- Let the rize of four instructions are given shakar strictions & 4 clocks & all others takes I clock. For the following program regment—

Inst'n Operation

MOVI Rs, 1

LOAD Rd, 1000(Rs) Rd \leftarrow M[(Rs) +1000]

ADDI Rd, 1000

Rd \leftarrow Rd +1000

TORI O(Rd), 20

M[(Rd) +0] \leftarrow 20

1) The no. of clock cycles required to complete the above program.

 $F \rightarrow 2$ $E_{x} \rightarrow M - 4$ $Others \rightarrow 1$

Inoth	Operation	Size	IF 4 EX
II		2	2X2+ 1 =5
$\mathbf{L}_{\mathbf{Z}}$	memory bessed	4	4x2 + 4=12
Is.		2	3x8 41 = 5
Ty	Memony borred	4	4x2+4=12 34 Clocks

2) Let the size of a word is 64 bits. The no. of bytes required to store above program:

Total no. of words = 2+4 +2+4=12

Total no. of bytes = $\frac{12\times64}{8}$ = $\frac{2}{96}$ bytes.

in de cimi return (occurs c

I₁

Ind'n I, I₂ I₃ I₄

4) Let 4A
is the re
interrupt
INM'N
I5

* Dur * No inte this is & 4


GE

DERS/Words

Consumes

following

in decimal, in a byte organised memory what PAGE return address pushed on to stack, when an intersupt occurs during ADD I instruction.



4) Let the lost instin in progress in HALT (I word). What is the return address saved onto stack, if there is an interrupt during HALT instruction.

Bulls Organized und Organized

Inthe Size Bylis Reg. Bylis Organized word Organized $\frac{1 \times 64}{8} = 8$ $\frac{1096-1103}{8}$

Return add.

* No interrupt will and so during HALT instruction.

He

Clocks bylts to- Consider the following program segment for a CPU Shekar's victory DATE PAGE

	<u>Enst'n</u>	Operation	Inst'h Size
MOV	R1,5000	R ~ M [5000]	2
NON	R_2 , (R_1)	$R_2 \leftarrow M[(R_1)]$	1
4DD	R2, R3.	$R_2 \leftarrow R_2 + R_3$	1
VO N	6000, R ₂	$M[6000] \leftarrow R_2$	2
†ALT	-	Stop	1 .

1) Consider the memory is byte addressable with a size of 32 bits and the program has been located starting from location 1000. If an interrupt occurs, while the CPU has been haulted, after executing HALT instruction. The return address saved in the stack will be —.

,			
Instin	Siza	Byten Ray	Byte Addressable
I,	2	3×32 = 8	1000 - 1007
\mathfrak{T}_2	ı. L	$\frac{1\times32}{2}=4$	1008 - 1011
$\mathfrak{I}_{\mathfrak{Z}}$	ŧ	$\frac{1\times3^2}{6}=4$	1012 -1015
Σγ	2	$\frac{6}{2\times32} = 8$	1016 - 1023
T ₅	· ,)	$\frac{1\times32}{6}=4$	1024 - 1027
		6'	Return Address

- 2) Let the clock cycles required for various operations cure-
- (i) Register to / from Memory tournifer 3 Clocks
- (i) Add ADD in both operands in Registers __ 1 Clock
- iii) Instin jetch & Decod a fot clocks/word

The NO. of clock address redrived to complete the

India II I2 I3

0.00 Consi

Is

Inst'n MOV R1, 81

MOV Rz,(

LOOP:

ADD R2

Mov (R3

INC

DEC

BN2 LK

HALT

Assur

3000 is

1000.

executing

01 (A

	FRO7 EX
CPU	Ind'n Store Operation . Sign States States
))	Menury 2 PAGES # 1
	1x2 +3=5
	J2 Menony 1x2+1 =3
Í	I ₃ 2 2×2 + 3 = T
TO THE STATE OF TH	I4 Memory 2 1x2+ -= 2
	T
	24
1 a	
No.	and Consider the following progrem segment - (words)
;, while	I WITH ALL
nstruction.	2 20007 2
、	
16-	MOV R. (R.) R2 = M[(R3)] 1
Addronake	
1007	ADD R_2, R_1 $R_2 \leftarrow R_1 + R_2$ 1
101)	MOV (R3), R2 M[(R3)] - R2 1
-1015	INC R3 R8 = R3+1 1
	$R_1 \leftarrow R_2 - 1$
- 1023	BN2 LOOP; > Branch if not zero 2
- 1027	
	ASSUME that the const content of memory location
>	Assume that the constant of memory Location 8000 is 101 and it is located from memory Location
ims are-	3000 is 101 and a
	1000.
	1) Assume the memory in word addressable, the no.
R	of wimond adjection (
	executing the bodgern company.
In the	A) 10 B) 11 C) 20 D)27
	Gold

		*3	•
Inth Operation	Size Bylis Regione	Victory Adolinesable	Addres
I, Memory	2 Shekar's	PAGE 1000 - 01	144,12
\mathfrak{I}_2			
Iz Memory	.	1005 m	
I3 Memorg		1003	; { }
Iq	.		- 16
Is Memory	1	1004	execution
π,	t	1005	· Addr
I ₄		100 6	1) Poiri
I ₇	1		Progress
I ₈	n	1007-08	,
Zq	₹		a) Less
			3) Provi
given M[3000] =10			Ins
$R_1 = 10$		*	
* All Branch operations	will work on lar	ot au	
operation result.			•
- 10 X I			
$I_3 \rightarrow 10 \times 1$		•	·
$12 \rightarrow 10 \times 1$		· ·	भारी
$I_1 \rightarrow \frac{1}{21}$	·		The c
	will decrement by	1,10 Jimes.	1) Imp
* Everytime value of R,			
		h h h a cont	et instr
2) Let the size of a wa	ord is 32 bit, 1/d d	te merange	
occurs during execution of	INC R3. WI	of muder	
occurs during execution of address push on to the	steek ?	1017	2) Imme
A) 1005		D) 1040	
Actual Return add>	1006		Eg:

MOUSE CONTRACTOR

٠ ٢٠٠٠

003

204

2 V S

006

07-08

Addressing Modes [AM):

Shekar's Victory

DATE PAGE

Operand Address

Address

Address

Value


Register (directly) Indirectly)

. The very the operand is choosen during program execution depends on addressing mode.

· Addressing modes (Amprovides -

1) Pointer to Memory, Indexing a table, Controlling a loop Program reallocation etc.

- a) Less no. of bits in address part of operand.
- 3) Provides faster execution.



The addressing modes can be -

1) Implied Mode:
The operand location is known from the definition of instruction itself.

Eg: 1 Complement Accumulator (CMA)

- 2. All zero Address Austructions (ADD, SUB, etc.)
- 2) Immediate mode: The operand value is from the instruction itself.

GONADI R, 10

o dines.

iven item

40


- · Relatively faster than all other modes.
- · Used to initialize registers to a constant value.
- . The range of values initialised is limited by address E.S. Max . 511 values initialised.
- 3) Register Mode:

The operands reside in CPU registers.


DD R_1, R_2 R_0 R_1 R_2 R_2 R_3 R_4 R_2 R_3 R_4 R_5 R_6 R_8 R_8 eg. ADD RIR2

- · Faster than memory adolressing.
- · Less no of bits in address field. 16 = 2(4) - 4 bits required
- 4) Register Indirect Mode:

Address part specifies a register which contains effective address of an operand.



- 5) Auto Increament | Decreament Mode:
- · It is similar to register indirect, except that the contents of register is incremented or decreamented after the value at location is circessed.



- . Impler
- · Allows
- · The .
- 6) Absolu

effective

- · Use
- · Used

· Refe address


7) Indir

. Adolive address c · Allows

two me

é) y cuddress

- · Implements loop control mechanism.
- · Allows to process complete table or a conference FAGE
- . The rize of INC or DEC depends on rize of element
- 6) Absolute or Direct Addressing:
 - effective address of an operand.



- · Used to declare global variables in a program
- · Used for branch instruction.

Eg. BNZ 302

· Refers very small address space, limited by address part.

7) Indirect Addressing Mode:

MOV R, 300

702

702

6A

- address of an operand.
 - . Allows to refer large address space, but requires


conteins

Table
Of Table
Of Arreig

that

eamented

Gold



b):

<) **4**

(i)

(ii)

(iii)

. Allows to implement position independent code. Value · Used to implement records or stouchures PAGE Dr. @ Match the following acement a) In direct (i) loops (c) (ii) pointers (a) b) Immediale c) Auto Decreament (iii) Constants (b) th- (i) Indirect a) Array (ii) : will (ii) Andexed sils will b) Re localable code (iii) c) Passing array as peremeter (i) (iii) Bosse Register X cycle réquin (i) Base addressing a) Reentrancy (iii) = 702 (ii) Indexed Addr. .b) Accumulator (iv) (ti) Stack 9) Array (ii) remony referenço 'd) Position Independent (i) (iv) Implied

Gold

100 oprati

sing,

CONTROL UNIT Designi-


In processor some general purpose & special gall sage se registers are available on purpose registers are available. All registers are connected to a common path called data path (BUS). Every Register has a Sweitch Rin & Riout.

· If Riin is set to 1', the contents of the bus bedded unto Ri.

· It Riout is set to '1', the contents from Ri will be placed on bus.

· The purpose of Control unit is to provide appropriate timing and control signals.

dusing instruction Control . It i Rin Yin = Ri



Hardwired Control Unit Design:

circuits, to interpret · The control unit was fixed logic circuits, to intinstructions and generale control signals from there.

SOP (Sum of products) · Every control signal is expressed as expression and realised using digital hlw.

Yin = T, ADD + T3. BR + T5 will enable for all instruction,

Here Yin is enable during I for ADD instruction,

→ Cont → Rel microbsa - Allo


4 Rela micro-ope

or re-u

→ Rel signals

ANT, OCH

ind to a
has a
BUS



Hardwired of T

gnals I

roprogrammed Design


, interpret we.

n of products)

during T3 for branch instruction, during T5 for all

. It is realised using digital hardware as

Ym >



-> Control functions are implemented in folia.

→ Relatively control signals are generaled fast than micropramy ram.

4 Allows to enable simultaneously control signals.

Li Relatively less flexible because any changes in microoperations are control signals requires re-design or re-wiring.

Ly Relatively loss flexible for large no. of in control signals & instructions.

Lss, Implemented of in RISC operation.

ble for ruction.

action,

On Consider the following hypothetical scales violation uses 3 data registers A, B&C and supports 3 inst & II, I2& I3. Obtain the logic function that will generate the hardwired control for the signal Am & Bout with the following data.

		I,	Íž	I.3
	Ti	Ain, Bout	Ain, Cin Bout	Bin, Bout
-	T2	Bin, Cin, Aout	Ain, Aout	Ain, Bin, Cout
	T3	Bin, Bout	Bin, Bout	Bin, Bout
	74	Cin, Aout	Bin, A out	Ain, Aout
	75	End	End	Rnd

A. Step 1

Search where the control signals

Ain & Bout are present.

Step 2! Options are in 8 I.T fermat or

T.I ferment.

Step 3: For any particular time interval in Is the control signal presents for all the instruction?

Bout = T, + T3 1 Bout is present -for all instr's during T, & T3. Si, -

Obtair SE

ځ

S,

Microp

I

I₂

In

Address Sequent inophica uses I, I28 I3

Hue wh atien

A hardwired CPU lines S Ð.∽ in vasious dime - S10 implement 4 instr's II to I4 as follows P

~		7	T2:	T.3	74	T ₅
-	11	31,53,5 <u>5</u>	52,54,56	S1, S7	50	S ₃ , S ₈
1	. 2	\$1,53, <u>55</u>	S81 S9 (S10	S5,56,5		(5,0)
,	L ₃	2: , 53, 55	57, 58 Sic	52, 56,5	(5,0)	5,,53
1.	Σy	S1, S3, Se	S2,56,5-	55 518	S6, Sq	50


Obtain the logic function to generalis so and Sio. S5=71+12-13+14-I

$$S_{10} = (I_2 + I_3)T_2 + I_4T_3 + (I_1 + I_3)T_4 + I_2T_5$$

 $(I_2 + I_4)T_5$

si'gnals

Is the



(PCGA, MARIN)

L) Control functions eve implemented in SIW.

Shekar's Victory


L) Relatively control signals are generalist stated

L) Each micro program consists of a set of micro instructions.

Each mione instruction is completed in one clock cycle. In Relatively flexible because any changes in micro operation sequence needs to change only in Control Memory (CM)-ROM).

L'éffective for large no. et control signals & instructions.
L'éjImplemented in CISC processors.

- 1) The address sequences will update went CAR by -
- 2) Increamenting CAR 2) Ronditioned or Unconditional Breinching.
- 3) By Mirso program soutive call.
- 4) Mapping Opcode bits to control memory adolness &.



processor
in devid
'next' ad
field ()
upc,

· The

Hori

each bit control

8) No ablab

3) Relative! fearly. 4) Max. E.J. 9 cory =

1,080

k cycle. ric so modere

nictions.

pel -

್ಕಾಡಿ **(ಕ್ರ**್ಷೆ ∿

Or the micro instructions stored in control memory of a processor hoive a width of so bits. Each micro instruction in devided into 3 fields. A micro instruction field (F) of 13 bets, 'Next' address field (Next) (X) and a 'conditional' select field (4). Let the processor has & condition from for upe, how many bils in x, y field and what in the size of control minnory in word?

Ç		26 bzl	
	P > \	Υ.	X
	13 bils	उ होडि	10 bits (26-13-53)
		O Condidu	

<	_ 20 bi	ls	-> _	00000 1111
F	CD	Next		Decoder 7, 154

· The MPC can be-

Horizontal MPC

1) and 1 bit/control Signal i.e. each bit will required for one control signal. eg: 9 Control Signals

- 2) No additional HIW required
- 3) Relatively control signal generated
 - 4) Maxm. degree of parallelism.


Vertical MPC

- 1) The control signal rencoded for k-bits as 2k signals. C.J. 29 -> 512 signals. (all bils will represent I control signal)
- a) A decoder circuit is sequired
- 3) Relatively Slow.
- 4) Maxin digree of penallelism is alweys 1.

- 5) For large no. of instruction and control signals, cw& CM is large.
-) Average access time to enable control signals,

e) The average time to enable control signal

the A 16-bit microinstruction supports, 16 conditions and stored in 120 word CM. What we will the no. of control signal generality in HUPC & VUPC.




- " For HUPC, with 5 bils, can represent 5 control signed
- · for Vuepc, with 5 bets can reporteren 25=32 Control Squeb

Or- Consider a control, unit design in which 48 control signals (ii) what are to be generated and the system is supporting &-Plag conditions. If the control word is stored in

CM, then for

Dfor HMPC (B-1) HOW the instruction is dievided?



(iii) Mo

when (ii)

Q for

(i) for size e

(iii) Max

iry ie

to enable

or Tupe-HAD

stored ral generati

el signer ntrol signer

nol signals

properties

prope

(ii) what is the size of control membership bythes?

Each words is turing 64 bils.

50 213 x 64 Bylas

= 64 KB

- (111) Marm degeree of percellelism is 48.
- @ for VMPC
- (i) for seme no. of locations as HUPC, what is the size of antrol word in VMPC.

No. of locations - 013

F CD Next

[Gbils]3bils 13 bils

48 Signal, 8 Conclidia

6 + 3+13 = 22 bils

(ii) what is the signal size of an CM in bytes?

(iii) Man . degree of penallellom -> 1.

Soft-VUPC: Shekar's Victory

F CP Next

FIFZ F3 CD NIERT

3 Control Signal = 2 2 2 24

3 Control Signal = 1 1

(3 clapace of parallelism)

Maxm. degree of perallelism = 3

4 Here, Control Signals are devided into groups of mutually exclusive signals, each group enables 1 control signal simultaneously.

On A signal.

(i) How many bits are saved using VMPC over HMPC.

(G1) G20 G3 G42 G5 e0 Next)

Hurc = 20+10+2+42+17= 91 bils $V_{MPC} = 21$ bils No. of bils saved = 91-21 = 70 bils (ii) Ma

There a Control.

1 - addr

& CAR.

A

we stuc

11

*ಾಗಿ*೧ನ - . . . ೧೮

THI

3

iec.

(ii) Max^m. digree of parallelism = Shekar's Victory

5 Chroups

De Consider a CPU where all Instructions Lake

7 clock cycles to complete the execution of each.

There are 140 instructions in inst'n set and 125

Control signed are meeted to be generaled using

1-address 'HUPC. what is the min'm size of CW

& CAR?

A- © Control Signals → 125 So, No. of bils in F is → 125 bils

7 clock éto cycle is néeded for each inst'n. But, we studied that 1 minst'n needed 1 clock cycle, So,

> 1 inst'n -> 7 eyele i.e. 7 uinst'n or CW

140 inst'n -> 140 x7 CW's

= 980 CW'S

~ 10 bils, so CAR = 10

F Next
125 bits 10 bits


CW = 125+10 = 135 bils

THIN < THUPC < TSOHVUPC < TUMPC Response Time

Supe < Software < Shupe Size of CM.

utually ral

oup of



- . The registers, ALU and interconnecting BUS is called ALU Date path.
- · Constant is used to increament PC.
- · If Select = 0 => mux output = Constant

If Select = 1 => MUX output = Y

· The operations performed can be -

1. Register Transfer! e.g. R2 - R1

Step 1:

Rejout, Rein Minm, No. of clocks = 1.

2. ALU Operation: (R3 R, + R2)

Step 1: Rout, Yin

Step 2: Rzout, Select = 1, ADD

Step 3: Zout, Rain

Minm. no. of clocks = 3

Mo. of tolocks = No. of Steps

No more than 1 Out operation can be in one clock cycle7

- Step C

ラエオ

Step 2:

will

3, Mer

· Ig

· 17

Step 1!

Step 2!

Step 3:

4. Memo

Step 1:

Step &!

Step 3:

=) It two date paths are used,

Shekar's Victory =

DATE FAGE

Step O Rout, Yin, Read, Select = 1, Adap

Stepa: Zout, Rain

Minm no. of clocks = 2.

· In a processor, the increase in no. of data paths will decreases clock cycles required.

fure

.

led

oeks = §teps

an 1 m can iloek 1 3. Memory Read: (R1 ~ M[(R3)])



- · If instruction then put in PC & +.
- · It dates, then put in R3.

Step 1! Raout, MARin, Read

Step 2! WFMC (Wait for Memory Function to Complete)

Step 8: MDRout, Rin

Minm. no. of clocks = 3 (depends on wfmc)


4. Memory write: (M[(R3)] - R1)

Step 1: Rout, MARin

Step a: Riout, MDRin, write

Step 3! WFMC

Minora no. of clocks = 3



Step 1: Rout, Sin

X Step 2: Rout, Add Select = 1, Add
Step 3: Zout, Roin

6tep 1: Stey Riout , Sin

Stepa: Reout, Tin, Add, & Roin

Minm. no. of clocks = 2

NUMBE	R SYSTEM	1:-	
	RadixlBase	Digit	s Minneuls,
Binary	2	0,1	1
Octed	8	0407	3
Decimal	. 10	090	1 4
Hexadecimal	16	0 to 9	4

. Conver

@ 1

(2:

@ Binar

(jo

24x1+23

16 + 4

=

(3) Hexa
(B)

163 XB + 16

(1) Direc

Octal:

Binary:

HEXQ !

1 Decimal to Binary

$$(23.875)_{10} = (?)_{2}$$

$$\Rightarrow (10111 \cdot 111)_2$$

@ Binary to Decimal

$$(0111.111)_2 = (?)_{10}$$

 $\frac{\sqrt{2} + \sqrt{2} \times 1 + \sqrt{2} \times 1}{2^{4} \times 1 + 2^{3} \times 0 + 2^{2} \times 1 + 2^{3} \times 1$

(3) Hexa to Rocincul
$$(8027)_{16} = (?)_{10}$$

163 x B + 162 x O + 161 x 2 + 16 x 7

4 Direct Relationship amont Octal, Binary & . Hoseadecimal

Binary: 110110110

Gold

rm

)) S

Dr- (123456) = (?) 16 & (?)4 = Shekar's Victory PAGE 1110E Convert to Binary. (123456)8 001010011100101110 (A 72 E) 16 Binay: 001010011100101110 Radix4! (22130232)4 Base 4 means, It in 4 digit system so a bits required to represent. O- The no. of 1's in binary representation of the expression 163 x 11 + 16x4 +3 = (163 X11 +162X0 +16 X4 +16 X3),0 (BO 43)14 (10110000 0100 0011), No. of 15 =6 Air The no. of 1's in binary representation of expression 4096×9+256×6+16×7+2= d(163x9 + 162x6+16'x 7*16"x2)10 I Binorry (10010110 0111 0010),

No. of 1's = 8

do repr

So,

g - A

Thus,

 $\omega_{\mathcal{N}}$

1000. 1001 1000 11000 1110E

3 digit Docimal no.

Let 999

digits 103-1

radix

3 digit Binary No.

Let 7

23-1

 $\frac{10^3 - 1}{10^3 - 1} = 2^k - 1$

k - no. of digits in binary.

So, $10^{46} = 2^{k}$ $k = 46 \log_2 10$

10 - A binary no. has 96 digits, the no. of bits dig bil to represent in decimal = is?

$$2^{96} - 1 = 10^{k} - 1$$
 $k = 96 \log_{10} 2$

Thus, for any 2 Systems -


where $x_1 \& x_2 \rightarrow \text{Radix | Base}$ $k_1, k_2 \rightarrow \text{No. of digits}$

Hee

beto

Hu





Fixed Point Representation

→ DInteger → DSmall sange of Values Floating Point Representation

-> OReal or float

data

range of values.

A) Fixed Point Data Representation:

3 approacher -

1) Signed Magnitude form:

$$b_7[Sign bit]$$
 $b_7=0 \Rightarrow +ue meignidende$
 $b_7[Sign bit]$ $b_7=1 \Rightarrow -ve meignitude$

Limidetions:

a) Sign bit considered explicitly, requires additional hardwerre for resultant sign.

$$+3$$
 $*$ -4 As, Bs \rightarrow Sign bit

 $B_s = -1$

Additional

 $+1$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$
 $+3$

b) Addition & Substruction are performed in reparale hardware.

2)

a) sign

b) Ze 20

-0 +c

3) 2 s

9) Sign b) Add

only.

c) Zem

d

edde ferlange of values. 2) 1's Complement form:

Shekar's Victory
DATE PAGE

TH = 000001110

-14 = 1's complement of (+14)

11110001

a) Sign bit in not considered explicitly, no additional how required.

b) Zero has two representations +0 => 00000000

-0 => 1'S Complement -> 1/11/11/1)

3) 25 Complement Form:

+14 = 00001110

-14 => 2/s complement of (+(4)

1's complement + 1

11110001

11110010

a) Sign but not considered explicitly.

b) Addition & Substraction are performed using Belder

only. i.e.

$$+B = 3$$
 1's complement
 $-B = B + 1$
 $A - B = A + B + 1$

c) zero has only one representation.

-0 =) !!!!!!!!

Gold 00000000

discorded.

Honoul

bict

arcele

B) Poppe. Floating Point Representation!

Shekar's Victory = DATE FAGE

m: mandissa/Significant

7: Radix | Base

e: Exponent

$$\frac{\text{E-q.}}{m}$$
 + 32.625 x 10 $\frac{+3}{m}$ + 1011.101 x 2 $\frac{+101}{m}$ + $\frac{+101}{3}$

that is called Hormalised floating point no.

) N

Ra

a) ±

ted as single

Single

Sign of mantissa

2) & =

E = 3

E' & is

E) The

819n (1)

0/1

posting point number represented as Shekar's Victory

1) Normalised form

± 011 666 -- 6 x 2 + e

Radix, Decimal point assumed.

radix, durinal point & 1 are assumed.

· Any flortling point clata in IEEE 754 can be represen

ted as

1 ()		
Single	Precision	
	32 bils	
1) , 5	E'	M
sign of	18	1, 23
T . V	Beuised	Mandisse
mantissa	Exponent	

$$E^{1} = -3$$

$$E^{1} = -3 + 127 = 124$$

$$E = 3$$

Mandissa Value Exponent (-1)^S (1·m) * 2 (23)(8) all o's & all 1's xxx -- x 0/1 other than (-1) (0, m) # 2 -126 all o's all zoro's 011

E1 = 3+127 = 2130 1 The value represented by Single Precision.

2)
$$E' = E + 1023$$

For R bits bias value

is $\Rightarrow a^{k-1} - 1$

for Single & Double precision both

وصموح

Gold

Alote: 1.011000-0

Shekar's Victory =

For Double Precision

(-1) $\frac{\text{Value}}{(1 \cdot m)} = \frac{(-1023)}{-1022}$ (-1) $\frac{(-1)^{5}}{(0.m)} = \frac{-1022}{2}$

On what is the yalve denoted by 23 Single. precision.

$$S = 0 \quad E' = 131$$

$$V = (-1)^{5} \quad (1 \cdot M) \quad a^{E' - 127} \quad 2^{nd} \quad Jann$$

$$V = (-1)^{6} \quad [1 + (1100 - -0)] \quad a^{131 - 127}$$

$$= (-1)^{6} \quad [1 + (1100 - -0)] \quad a^{131 - 127}$$

$$= (-1)^{6} \quad [1 + 2^{-1} \times 1 + a^{-2} \times 1 + 2^{-3} \times 0 - --) \times 2^{4}$$

$$= (1 + \frac{1}{2} + \frac{1}{4}) \quad \times 2^{4} \quad \Rightarrow \quad 16 + 8 + 4 = 28$$

Or Identify the value denoted by

with the value deviation of
$$S=1$$
 $E'=47$ $100-0$ 100 10

Or- Represent - 23.875 in Single precision - ?

+Binary

Sol:- + Binary - (10111.111)2 1.0111111 x 2+4

1 100000/1 011/11/600--0

Ai RI RI Segment 1 Stage 2

Stage;

Let

· Ass

· the

· Using


OFY 3E

ision.

OPPRELIMING "

eg: Di← Ai * Bi + Ci i= 1 + 4

Shekar's Victory



1 segment = 1 clock cycle.

Let n -> no. of seeges / segment


- · Assume each stage completes in 1 clock cycles.
- . the No. of clocks in sequendial or non-pipelineal No. of clocks = n * ke.g. $\rightarrow 4*3 = 12$ clock cycles.

· Using pipelined execution

1 Cloe	ks .		
1	Seg 1 RI, R2	Seg 2 R3, R4	Seq 3
1	Ay, BI		
2	A2, B2	A1 * B1, C1	
3	A3, B3	A2 X B2, C2	A, * B, + C,
4	A4, B4	A3 *B3, C3	A2 X B2 + C2
5	-	A4 * B4 , C4	A3 + B3+C3
©	-	· ·	Aux Bu+Cu
$G\phi ld\eta$	1		·

No. of clocks

- · Piplining allows to implement parallel processing in a uniprocessor system.
- · Pipelining improves the performance or throughput
- · Pipelining devides du given problem unté sub opérations called segment, all segments operate simultaneously.



1) Asynchronous Pipeline.

The data flow along the pipeline stages is controlled with hand-shake protocol.

- 2) Synchronous Pipeline
- · On a common local all the registers transfer data to the next level or steages, simultaneously.
 - · By défault all the pipelines are synchronous.

A seak is the total operation performed by going through all stages of a pipeline.

ut varies operation

Intersteu

In same f

· The

execution

The

· Th n, k -

Shee

ken by stock K Eken by inks, g in a

operations ously.

gnohronous Pipeline 3/P

anster

philo

The processing time in each tage it varies from stage to stage based on type of operation.

Interstage Delay (td) -Interstage transfer of data (buffer overhead), it is same for all stages.

. The sime period for the clock cycle in pipelined

execution
$$t_p = \max_{i=1}^m \{t_i\}_{i=1}^{n} + t_d \}$$
 adding buffer or exhected


neixmitif >>7 td., so

$$t_p = \max_{i=1}^k \{t_i\}$$

· The frequency of pipeline de = te

. The time required in pipelined execution for n, k -

$$T_{p} = \{k + (n-1)\} * t_{p}$$



$$S = \frac{n * tn}{\{k + (n-1)\} * tp}$$

Jime in non. ←tn ~ kxtp ~ 1 clock cycle Jime.
Pipeline -7 No. of cycles Substitute an 1

$$S = \frac{h k}{k + (n-1)}$$

For large no. of tasks & $k + (n-1) \rightarrow n$

Substitute in 1

$$S = \frac{n \times t_p}{n \times t_p}$$

$$s = \frac{tn}{t\rho}$$

Substitute in @

$$S = \frac{nk}{n}$$

. The max m. speed up that can be achieved using pipelined processor in always equal to Noi of stages.

Dr. The 100 years

Jeusk Ony JE

the efficiency of a pipeline,

$$E_k = \frac{S}{k}$$

Shekar's Victory

OATE PAGE

$$= \frac{nk}{k+(n-1)}$$

$$k$$

$$k = \frac{n}{k+(n-1)}$$

- The throughput of a pipeline

HR = No. of Jobs perfermed in unit the

$$H_R = \frac{n}{(k+(n-1))^2 * tp}$$

Or- The no. of clock cycles needed in a pipeline to execute 100 tests in six segments, is -?

Or For a given six-segment pipeline, what is the speed up for 100 tentes.

$$S = \frac{n R}{R + (n-i)}$$

$$= \frac{100 \times 6}{105}$$

$$= 5.71$$

yes.

A- During floating point Arishmetic the time delays in 4-steages of a pipeline are sons, bons, fons & sons, with an interstage delay of 10ns.

(i) What is the speed up achieved?

$$S = \frac{t_n}{t_p}$$

$$S = \frac{340}{100}$$

$$S = 3.1$$

Maxm. Speed up achieved is ?

A- Consider a 4- steage pipeline, which is operated with 1 MHz clock. What is the ave. time required for to n=10, R=4, fp=1MHz instructions?

$$tp = \frac{1}{106} = 1 \mu sec.$$
 $Tp = (k + (n-1)) + tp$

= (4+9) X 1 usec.

= 13 juses.

A. Consid a uniform 5n8.

(i) who

(ii) what

Or- Consi e Sa i Si as bo भु ८, य

tory of sons,

a uniform delay of 20 ns and has buffet overthend of 5 ns.

(i) what is the freq. of pipeline?

(ii) what is the speed up achieved?

$$S = \frac{tn}{tp}$$

$$S = \frac{20 \times 4 + 5}{25}$$

$$S = \frac{95}{25} = 3.4$$

Or Consider a 5. stage instriction pipeline, where delays of S3 is twice to that of S2 & half to that of S5.

If S3 is twice to that of S2 & half to that of S5.

Si is having same delay as that of S3 & S4. The delay of S1 is 10 nS, what is the speed up achieved?

$$S_1$$
 S_2 S_3 S_4 S_5
 t_1 $t_{1/2}$ t_1 t_1 t_1 t_1
 t_1 t_2
 t_3
 t_4 t_5
 t_5
 t_7 t_8
 t_8
 t_8
 t_8
 t_9
 t_9

Gold

sister only,

11 w t

id with

having 5 stages with delays 3, 1, 27, 1 2 2 nd. B is having 9 stages with a uniform delay of 2 ns. How much time is saved using design B over design A for 100 instauctions? $T_p = \{k + (n-1)\} * t_p$

$$T_{0} = \{5 + 99\} \times 4$$

$$= 104 \times 4$$

= 200 ns

On-what is the efficiency of a six segment pipeline for 100 tasks ?

$$E_{R} = \frac{n}{k + (n-1)}$$

$$= \frac{100}{6 + 99}$$

$$= 0.95$$

3) Instruction Pipeline:

Each instruction execution involves the phases -IF, ID, OF, Ex etc. Overlapping of these phases for multiple instructions is instruction pipeline.

. The behaviour of a pipeline can be visualized using

space - time diagram.

· For 4- instructions in 4 steads

II

 \mathbf{I}_{2}

 \mathbf{I}_3 IL

a IIA

Du Consi required

- (i) The non- pi
- (ii) NO

 \mathfrak{I}_2

Iz

A is

B is

ns. How

sign A

eline

X 2

ases

l using

3pace- time Diagram

	· .				. /	Shekar'	s Victory	<i>y</i> ===
	1		3	- 4	5	DATE	PAGE	1
I	ΣÈ	ID	06	€X				
Iz		IF	ID.	of	£Χ			
13			1 E	ID	0F	Ēχ	,	
Ty				16	ID	UF	£X	<u></u>

All segments are fully overlapped.

On Consider a 4-stage pipeline where the clock cycles required for each stage of 4 instructions given as

1	F	\mathcal{D}	E	S			
ゴ	2	1 .	2	2	コ	7	9
I1 I2	1.	3 .	ઢ્	2	き	9	A
I_3	2	2	, 2	2	=)	8	A *
13 14	l	3	1	1.	ョ	6	

(i) The no. of clock cycles required in sequential or non-pipelined execution is ?

7+9+8+6 = 30 clocks.

(ii) No. of clock cycles req in pipelined execution

20 + 30 + 30 + 30 + 30 + 30 + 10 10 10 10 10 10 10 10 10 10 10 10 10																
	1 [2	3	4	5	6	7	8	9 !	10	11	12	3	9	- 1	
I1 /	F	F	D	E	E	S	S	\								
12		_ \	F	0	D	D	E	E	E	\$	S					
I 3			-	F	F	70-	D	В	6	£	S E	S	S			
Ty		Gold		-	_	F	-	_	D	D	D	E	9	5		-
14 Clocks														. ·		

Stell Cycle:

During which no meaningful openations performed, for an instruction. It arise -

- 1) Uneven steige clock cycles for inst's
- 2) Data and control dependency

·d3) The effective speed up

the Suppose there are 5 sterges that have 1 stell Cycle per memory dependency. What is the effective speed-up with 2000 in memory reference?

Or- Consider a pipelined processor with 4-stages to execute the loop

$$for(i=1)$$
 $i' = 100$ $i++$)

{
 $I_1;$
 $I_2;$
 $I_3;$

Instruction

 I_2

Iy

(i) Th

II SI

I

Ty

(ii) The stages I_1

 \mathbb{I}_{2}

 I_3

Iμ

	The clock cycles needled by the stages for each
porwel,	Instruction are - (DATE FAGE)
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	\mathcal{I}_2 2 1 2 1
	±3 1 1. 2 1
	I4 2 1 2 1
•	(i) The Olp of II for 1 = 2 is available after
	pi=1 1 2 3 4 5 6 7 8 19 10 11 12 13
	(II S1 S2 S2 S3 S4 S4
stell .	12 S ₁ S ₂ S ₃ S ₃ S ₄
	T3 - S1 S2 S3 S4 S4
ne?	- S, S, S ₂ S ₃ S ₄ S ₄
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	No. of clocks = 13.
	(ii) The no. of cycles needed by 4 instructions in 4
Je	1 deges as S_1 S_2 S_3 S_4 S_1 S_2 S_3 S_4
,	I ₁ 2 1 1 1
*	I ₂ 1 3 2 2
	I ₃ 2 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

Gold

2

I4

	1	2	3	4	5	6	7	8	٦	10	11	In La	al 510	ocloriu =
L	5,	Sı	S2	S_3	S4							ATE	ρ	
\mathfrak{I}_2		_	Sı	S ₂	52	Sz	53	S3	Sy	Sy				
13			, trees	Sı	S_1	B-	S_2	- 1	S ₃	_	54	Sq	Sy	No. of clock
Iy				-	- 1	S,	- [53		Sy	Sy	= 1.3

of clocks required to execute the loop -23 clueh, tor (i=1) i ≤ 2; i++)

& iteration -

Pipeline Conflicts/Hazards/Dependencies/Difficulties:

i) Data Dependency $R_2 \leftarrow R_0 + R_1$ <u>e.g.</u>

 I_2 I2: R3 - R2 * R4 ID OF IF EK 13 I3; R5 - R6 - R7 In IF JD DF Ex

I

IF

ID

IF

5

Ex

OF

ID

EX

Ø€.

6

. One instruction depends one results of its previous, leads to data dependency. (like Rz in IIII2)

parcellel

(ii Deli

II

I; I

But

iii) Oper

I

Ocr Con Fetch

The F, complete

E stag

3 - clock

for Hi

9

10. of clock; = 1.3

3-p 23 clueh,

ies :-



i) Dynamic Scheduling (HIW or SIW) Shekar's Victory DATE FAGE

Reasongement of instructions dynamically.

$$\begin{array}{cccc}
\mathbf{I}_1 & & & & & & & & \\
\mathbf{I}_2 & & & & & & & & \\
\mathbf{I}_2 & & & & & & & & \\
\mathbf{I}_2 & & & & & & & & \\
\end{array}$$

But the instructions after dependency must be parallel.

ii) Delayed Load (S(W)
Will use NOP (NO- Operation)
executed by:05.

 I_1 I_2 I_3 I_2 I_4 I_5 I_6 I_7 I_8 I_9 I_9

But increases no. of clock cycles.

iii) Operand Forwerding (H/W)

In addition of storing value in [3+4=7] R2, the raine is directly

By Default Operand forwarding will be used in ques.

Or Consider a pipelined processor with 4-stages

Fetch (F), Decode (D), Execute (E) and write-back (w).

The F, D& w stages requires 2-clock cycle to

complete the operation for every instruction. The each

complete the operation for addition & substraction,

E stage requires 1-clock for addition & substraction,

3-clocks for multiplication. If Operand Forwarding is used,

for the following program, the no. of clock cycles

required Gold complete that ?

= Shekar's Victory In ADD R_2 , R_1 , R_0 I_2 : MUL R4, R3, R2 @ R6, R5, R4 SUB D 9 W I_2 3 I3 D W ·F <u>£</u> E 2 IZ \mathbb{C}^{n} E I_3 2) Control Dependency E. 9: I, 2 IZ T_2 I7 BNZ I_3 I_3 IF ID OF EX I4 I7/I4 · IF I_7 · Arise due to branching. 4 I3 BN2 · I7 Untill Is will not complete, can't initiale I4 or I7. +) Prefetched Target address.

address 2) Dela that I 3) Branch S. OÎ Branch r **Jakes** (Target = I

penalty

1) Prefetch target Address (H/W):

It branch is found, it will prefetche the trace of get address and accordingly I4 or I7 will start.

2) Delayed Load (SIW):

Will execute NOP Untill I3 completes cylor

Heat I4 or I7 executes, but increases clock cycles.

3) Branch Prediction (Default);

Static B.P.

Prediction never changes.

Dynamic B.P Trediction Changes based on previous outcomes

Branch never Branch Alwerys
Jakes

Takes

(Tanget = I4)

(Jarget = II)

* If prediction goes wrong, leads to brench penalty.

- - If

IT.

