CS M152A - Introduction to Digital Design Lab

Project 4: Finite State Machine Design - Vending Machine

Arnav Garg - 304911796

Introduction and Background:

The main goal of this lab is to build and simulate a finite state machine (FSM). Specifically, it requires us to design an FSM representing a vending machine that matches a certain specified behavior, and then run through simulations of the vending machine. This lab is only based on simulation - it does not use an FPGA.

Finite State Machines (FSMs) are particularly helpful in modeling sequential circuits since they can show transitions between the initial state, intermediate states, and finite states. These transitions are defined based on different inputs and the current state. Therefore, it may be the case that not every state is reachable from each other. I personally find that drawing out FSM diagrams resembles a Directed Acyclic Graph (DAG) in computer science, except that any possible "weights" on the edges are replaced with permissible inputs and corresponding outputs. It provides a very systematic way of observing a flow of actions through the network, which ensures that all cases are accounted for.

In particular, there are two types of FSMs - Moore Machines and Mealy Machines. Moore machines are those where the next state is only dependent on the current state. Mealy Machines are more complex - the next state is dependent on the current inputs as well as the current state. Given the nature of required interactions, designing the vending machine indicates that we need a Mealy Machine.

Example of a Mealy Machine FSM Diagram

In the example Mealy Machine above, there are 4 possible states one binary input.

Design Description:


For the vending_machine.v top-level module that needs to be designed, the table below lists the various inputs and outputs.

INPUT	SIZE/ BEHAVIOR
CLK	1 bit. System clock (T= 10 ns)
RESET	1 bit. Set all item counters,outputs to 0 and go to the idle state.
RELOAD	1 bit. Reload the machine (set all item counters to 10)
CARD_IN	1 bit. Stays high as long as the card remains inserted.
ITEM_CODE <3:0>	4-bit signal to input item code. The 2 digit item code is entered one digit at a time. Must be entered while the card is inserted.
KEY_PRESS	1 bit. ITEM_CODE is valid for read when this signal is high.
VALID_TRAN	1 bit. HIGH = transaction using the inserted card is valid (can go high any time after item selection is determined to be valid)
DOOR_OPEN	1 bit. HIGH = The vending machine door is open (This can occur any time after the 'VEND' goes high.)

OUTPUTS:

OUTPUT	SIZE/BEHAVIOR
2011 01	OLED BETT/WIGHT
VEND	1 bit. Set to HIGH once the transaction is deemed to be valid. Set to LOW once DOOR_OPEN goes high and then low/ or if the door does not open in 5 clock cycles.
INVALID_SEL	bit. Set to HIGH if: Only 1 digit of ITEM_CODE is entered and there is no 2nd digit after 5 clock cycles The 2 digit ITEM_CODE is invalid (Ex. 23) The counter for one of the items is 0.
COST<2:0>	3 bits. Set to 000 by default. Set to the cost of an item once item code is entered, and remains at this value until a new transaction begins. (Ex. \$5 = 101)
FAILED_TRAN	1 bit. Set to 1 if VALID_TRAN signal does not go high within 5 clock cycles of determining the ITEM_CODE

Based on this spec, below is an attached version of my FSM diagram. However, this changed quite a bit during the process of implementation - however, it still provides a high level idea of how all of these aspects are interconnected.




I am purposely choosing not to attach a picture of the semantics because there was nothing interesting to see beyond the same schematic diagram provided in the spec for this lab.

The basic intuition behind my code is that it has 11 states - idle, reload, vending, etc. as well as 6 states to represent the 6 sets snack items based on their cost in the vending machines. Items with the same cost have been treated the same way in the vending machine - the only thing that's independent for both of them is their cost as well as their counts.

The design overall has 4 always blocks mapping to an always block to update current state, next_state, outputs as well as the actual counter. Each of them handles different parts of hte program itself - results in a separation of concerns.

During reset, all outputs are set to 0. For reload, all counts are set to 10. Fruther details are provided in the video itself and in the table above.

Simulation:



ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Vend=0, Cost=0, Invalid_sel=0, Failed_tran=0
Vend=1, Cost=4, Invalid_sel=0, Failed_tran=0
ISim>

In particular, two simulations were tried. The first was a regular item by selecting item 13. The output, as observed in from both the waveforms and the output console indicate that the transaction was successful - Vend is 1 and Cost is 4, with no failures during the transaction. The simulation waveforms also indicate that KEY_PRESS is only set to high when an ITEM_CODE is being passed in, and that VALID_TRAN is set to 1 after VEND state has been entered. DOOR_OPEN increases to 1 and goes back to 0 to indicate taking out an item, after which the simulation returns to the IDLE state.

The second simulation that was attempted was that of an invalid transaction where an incorrect ITEM_CODE was passed in - in particular, the item code selected was 42, which is >19. The waveforms do indicate that 4 was selected first and 2 was selected second. However, this transaction does fail as expected, and INVALID SEL is set to 1 as expected.

One bug that I found is that the behavior can often be a bit unpredictable, which is because I use a combination of sequential and combinational logic - I didn't just stick to one. However, I kept running into an array of errors while trying to stick to one, therefore I let this be.

// Synthesis Report

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Parsing
- 3) HDL Elaboration
- 4) HDL Synthesis
 - 4.1) HDL Synthesis Report
- 5) Advanced HDL Synthesis
 - 5.1) Advanced HDL Synthesis Report
- 6) Low Level Synthesis
- 7) Partition Report
- 8) Design Summary
 - 8.1) Primitive and Black Box Usage
 - 8.2) Device utilization summary

```
8.3) Partition Resource Summary
      8.4) Timing Report
          8.4.1) Clock Information
          8.4.2) Asynchronous Control Signals Information
          8.4.3) Timing Summary
          8.4.4) Timing Details
          8.4.5) Cross Clock Domains Report
______
               Synthesis Options Summary
_____
---- Source Parameters
Input File Name
                              : "vending_machine.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                              : "vending machine"
Output Format
                              : NGC
Target Device
                              : xc7a100t-3-csq324
---- Source Options
                             : vending_machine
Top Module Name
Automatic FSM Extraction
FSM Encoding Algorithm
Safe Implementation
                             : YES
                              : Auto
Safe Implementation
                              : No
FSM Style
                             : LUT
RAM Extraction
                             : Yes
RAM Style
                             : Auto
ROM Extraction
                             : Yes
Shift Register Extraction
ROM Style
Resource Sharing
                             : YES
                             : YES
Asynchronous To Synchronous
                             : NO
Shift Register Minimum Size
                             : 2
Use DSP Block
                             : Auto
Automatic Register Balancing
                             : No
```

---- Target Options

LUT Combining : Auto Reduce Control Sets : Auto Add IO Buffers : YES Add Generic Clock Buffer (BUFG) : 32
Register Duplication . VPC Optimize Instantiated Primitives : NO : Auto Use Clock Enable Use Synchronous Set : Auto Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES

---- General Options

Optimization Goal : Speed Optimization Effort : 1 Power Reduction : NO Keep Hierarchy

: No : As_Optimized : Yes Netlist Hierarchy

RTL Output

Global Optimization : AllClockNets

Read Cores : YES Write Timing Constraints : NO Cross Clock Analysis : NO Hierarchy Separator : <> Bus Delimiter Case Specifier : Maintain

```
BRAM Utilization Ratio
DSP48 Utilization Ratio
                         : 100
Auto BRAM Packing
Slice Utilization Ratio Delta
______
                 HDL Parsing
______
Analyzing Verilog file "/home/ise/Project4V2/vending_machine.v" into library work
Parsing module <vending_machine>.
______
                     HDL Elaboration
______
Elaborating module <vending machine>.
WARNING: HDLCompiler: 413 - "/home/ise/Project4V2/vending machine.v" Line 296: Result of 8-bit
expression is truncated to fit in 5-bit target.
______
                     HDL Synthesis
______
Synthesizing Unit <vending machine>.
   Related source file is "/home/ise/Project4V2/vending machine.v".
      SNACK COST 5 = 32'b000000000000000000000000000111
      Found 3-bit register for signal <cycles>.
   Found 4-bit register for signal <current state>.
   Found 4-bit subtractor for signal <counter_0[3]_GND_1_o_sub_134_OUT> created at line 393.
   Found 4-bit subtractor for signal <counter_1[3]_GND_1_o_sub_136_OUT> created at line 395.
   Found 4-bit subtractor for signal <counter_2[3]_GND_1_o_sub_138 OUT> created at line 397.
   Found 4-bit subtractor for signal <counter_3[3]_GND_1_o_sub_140_OUT> created at line 399.
  Found 4-bit subtractor for signal <counter 4[3] GND 1 o sub 142 OUT> created at line 401.
   Found 4-bit subtractor for signal <counter 5[3] GND 1 o sub 144 OUT> created at line 403.
  Found 4-bit subtractor for signal <counter_6[3]_GND_1_o_sub_146_OUT> created at line 405.
   Found 4-bit subtractor for signal <counter_7[3]_GND_1_o_sub_148_OUT> created at line 407.
   Found 4-bit subtractor for signal <counter_8[3]_GND_1_o_sub_150_OUT> created at line 409.
  Found 4-bit subtractor for signal <counter 9[3] GND 1 o sub 152 OUT> created at line 411.
  Found 4-bit subtractor for signal <counter_10[3]_GND_1_o_sub_154_OUT> created at line 413.
  Found 4-bit subtractor for signal <counter 11[3] GND 1 o sub 156 OUT> created at line 415.
  Found 4-bit subtractor for signal <counter_12[3]_GND_1_o_sub_158_OUT> created at line 417.
  Found 4-bit subtractor for signal <counter_13[3]_GND_1_o_sub_160_OUT> created at line 419.
  Found 4-bit subtractor for signal <counter_14[3]_GND_1_o_sub_162_OUT> created at line 421. Found 4-bit subtractor for signal <counter_15[3]_GND_1_o_sub_164_OUT> created at line 423.
   Found 4-bit subtractor for signal <counter_16[3]_GND_1_o_sub_166_OUT> created at line 425.
  Found 4-bit subtractor for signal <counter_17[3]_GND_1_o_sub_168_OUT> created at line 427.
   Found 4-bit subtractor for signal <counter 18[3] GND 1 o sub 170 OUT> created at line 429.
  Found 4-bit subtractor for signal <counter_19[3]_GND_1_o_sub_172_OUT> created at line 431.
   Found 3-bit adder for signal <cycles[2]_GND_1_o_add_91_OUT> created at line 238.
   Found 5-bit adder for signal <item code[4] GND 1 o add 109 OUT> created at line 308.
  Found 4x4-bit multiplier for signal <n0574> created at line 296.
   Found 16x10-bit Read Only RAM for signal < n0871>
```

Slice Utilization Ratio

WARNING:Xst:737 - Found 1-bit latch for signal <next_state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <item_code<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <item_code<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <item_code<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <item_code<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <item_code<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <digits<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <digits<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <digits<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <get_cycle_flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <item_code_flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal $\langle INVALID_SEL \rangle$. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <vend_cycle_flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_0<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_1<1>>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_3<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_3<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_3<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_4<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_4<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_4<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_4<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_5<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_5<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_5<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_5<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_6<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_6<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_6<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_6<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_7<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_7<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_7<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_7<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_8<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_8<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_8<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_8<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_9<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_9<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_9<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_9<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_10<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_10<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_10<1>>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_10<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_11<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_11<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_11<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_11<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_12<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_12<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_12<1>>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_12<0>>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_13<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_13<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_13<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_13<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_14<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_14<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_14<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_14<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_15<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_15<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_15<1>>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_15<0>>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_16<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_16<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_16<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_16<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_17<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_17<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_17<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_17<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_18<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_18<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_18<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_18<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_19<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_19<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_19<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <counter_19<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <VEND>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <COST<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <COST<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <COST<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <sel_cycle_flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

WARNING:Xst:737 - Found 1-bit latch for signal <FAILED_TRAN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

Found 3-bit comparator greater for signal <cycles[2]_PWR_1_o_LessThan_11_o> created at line 108

Found 5-bit comparator lessequal for signal <n0012> created at line 116

Found 5-bit comparator lessequal for signal <n0022> created at line 128

Found 5-bit comparator lessequal for signal <n0024> created at line 128

Found 5-bit comparator lessequal for signal <n0035> created at line 139

Found 5-bit comparator lessequal for signal <n0037> created at line 139

Found 5-bit comparator lessequal for signal <n0048> created at line 150

Found 5-bit comparator lessequal for signal <n0050> created at line 150

Found 3-bit comparator greater for signal $\PWR_1_o\$ cycles[2]_LessThan_93_o> created at line 241

Found 4-bit comparator equal for signal <current_state[3]_GND_1_o_equal_103_o> created at line 254

Found 4-bit comparator greater for signal <ITEM_CODE[3]_PWR_1_o_LessThan_106_o> created at line 291

Summary:

```
inferred 1 RAM(s).
```

inferred 1 Multiplier(s).

inferred 22 Adder/Subtractor(s).

inferred 7 D-type flip-flop(s).

inferred 102 Latch(s).

inferred 11 Comparator(s).

inferred 147 Multiplexer(s).

Unit <vending_machine> synthesized.

HDL Synthesis Report

```
Macro Statistics
# RAMs
16x10-bit single-port Read Only RAM
                                                      : 1
# Multipliers
                                                      : 1
4x4-bit multiplier
                                                      : 1
# Adders/Subtractors
 3-bit adder
4-bit subtractor
                                                       : 20
5-bit adder
                                                       • 1
# Registers
                                                       : 2
3-bit register
                                                       : 1
4-bit register
                                                       : 1
# Latches
                                                       : 102
1-bit latch
                                                       : 102
# Comparators
                                                       . 11
3-bit comparator greater
                                                       : 2
4-bit comparator equal
                                                      : 1
4-bit comparator greater
                                                      : 1
5-bit comparator lessequal
# Multiplexers
                                                       : 147
1-bit 2-to-1 multiplexer
                                                       : 126
4-bit 2-to-1 multiplexer
                                                       : 20
5-bit 2-to-1 multiplexer
```

```
* Advanced HDL Synthesis *
```

WARNING:Xst:1293 - FF/Latch <digits_3> has a constant value of 0 in block <vending_machine>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <vending machine>.

The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>. INFO:Xst:3231 - The small RAM <Mram_n0871> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram style.

Unit <vending machine> synthesized (advanced).

Advanced HDL Synthesis Report

```
Macro Statistics
# RAMs : 1
16x10-bit single-port distributed Read Only RAM : 1
# Multipliers : 1
4x4-bit multiplier : 1
# Adders/Subtractors : 21
4-bit subtractor : 20
5-bit adder : 1
# Counters : 1
```

```
3-bit up counter
                                     : 1
# Registers
                                     : 4
Flip-Flops
                                     : 4
# Comparators
                                     : 11
3-bit comparator greater
4-bit comparator equal
                                      . 1
                                     : 1
4-bit comparator greater
5-bit comparator lessequal
                                     : 7
# Multiplexers
                                     : 147
1-bit 2-to-1 multiplexer
                                     : 126
4-bit 2-to-1 multiplexer
5-bit 2-to-1 multiplexer
______
                 Low Level Synthesis
______
WARNING:Xst:1293 - FF/Latch <digits_3> has a constant value of 0 in block <vending_machine>.
This FF/Latch will be trimmed during the optimization process.
Optimizing unit <vending machine> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 \ (+\ 5) on block vending machine, actual ratio is 0.
FlipFlop current state 0 has been replicated 1 time(s)
FlipFlop current state 2 has been replicated 1 time(s)
FlipFlop current state 3 has been replicated 1 time(s)
Latch VEND has been replicated 1 time(s) to handle iob=true attribute.
Final Macro Processing ...
______
Final Register Report
Macro Statistics
# Registers
                                     : 10
                                      : 10
Flip-Flops
______
_____
                  Partition Report
______
Partition Implementation Status
_____
 No Partitions were found in this design.
_____
______
                   Design Summary
______
Top Level Output File Name
                       : vending_machine.ngc
Primitive and Black Box Usage:
                        : 195
# BELS
  LUT2
#
    LUT3
                        : 32
   LUT4
                        : 46
   LUT5
                        : 63
```

```
: 27
    LUT6
# FlipFlops/Latches
                          : 112
 FD
                          : 3
    FDR
                          : 7
     LD
                           : 102
# Clock Buffers
                           : 1
                          : 1
    BUFGP
# IO Buffers
                          : 16
   IBUF
                          : 10
    OBUF
                           : 6
Device utilization summary:
_____
Selected Device: 7a100tcsg324-3
Slice Logic Utilization:
                         106 out of 126800
195 out of 63400
Number of Slice Registers:
Number of Slice LUTs:
                                                 0%
                                                0%
  Number used as Logic:
                              195 out of 63400 0%
Slice Logic Distribution:
Number of LUT Flip Flop pairs used: 201
  Number with an unused Flip Flop: 95 out of 201
Number with an unused LUT: 6 out of 201
                                               47%
                                                2%
  Number of fully used LUT-FF pairs: 100 out of 201 49%
  Number of unique control sets:
                              33
IO Utilization:
Number of IOs:
                                17
Number of bonded IOBs:
                               17 out of 210
  IOB Flip Flops/Latches:
                                6
Specific Feature Utilization:
Number of BUFG/BUFGCTRLs:
                                1 out of 32 3%
_____
Partition Resource Summary:
 No Partitions were found in this design.
_____
______
Timing Report
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
    FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
    GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
Clock Signal
Clock buffer(FF name) | Load |
                         -----
Mmux_current_state[3]_GND_16_o_Mux_422_o11 (Mmux_current_state[3]_GND_16_o_Mux_422_o11:0) |
NONE(*)(item code flag) | 1 |
current_state[3]_GND_7_o_Mux_412_o(Mmux_current_state[3]_GND_7_o_Mux_412_o11:0)
NONE(*)(item_code_3) | 5 |
```

```
current state[3] GND 20 o Mux 429 o(Mmux current state[3] GND 20 o Mux 429 o11:0)
NONE(*)(counter_0 3)
                     | 4
current state[3] GND 28 o Mux 437 o(Mmux current state[3] GND 28 o Mux 437 o11:0)
                     | 4
NONE(*)(counter 2 3)
current_state[3]_GND_52_o_Mux_461_o(Mmux_current_state[3]_GND_52_o_Mux_461_o11:0)
NONE(*)(counter 8 2)
                      | 4
current_state[3]_GND_80_o_Mux_489_o(Mmux_current_state[3]_GND_80_o_Mux_489_o11:0)
NONE(*)(counter 15 3) | 4
current state[3] GND 92 o Mux 501 o(Mmux current state[3] GND 92 o Mux 501 o11:0)
NONE(*)(counter_18_1) | 4
current state[3] GND 64 o Mux 473 o(Mmux current state[3] GND 64 o Mux 473 o11:0)
NONE(*)(counter 11 3) | 4
current state[3]_GND_72_o_Mux_481_o(Mmux_current_state[3]_GND_72_o_Mux_481_o11:0)
NONE(*)(counter 13 3) | 4
current state[3] GND 48 o Mux 457 o(Mmux current state[3] GND 48 o Mux 457 o11:0)
NONE(*)(counter_7_3)
                     | 4
current_state[3]_GND_96_o_Mux_505_o(Mmux_current_state[3]_GND_96_o_Mux_505_o11:0)
NONE(*)(counter 19 3)
                     | 4
current state[3]_GND_84_o_Mux_493_o(Mmux_current_state[3]_GND_84_o_Mux_493_o11:0)
NONE(*)(counter 16 3) | 4
\verb|current_state[3]_GND_40\_o\_Mux\_449\_o(Mmux\_current\_state[3]_GND\_40\_o\_Mux\_449\_o11:O)|
NONE(*)(counter 5 3) | 4
current_state[3]_GND_68_o_Mux_477_o(Mmux_current_state[3]_GND_68_o_Mux_477_o11:0)
NONE(*)(counter 12 2) | 4
current state[3] GND 32 o Mux 441 o(Mmux current state[3] GND 32 o Mux 441 o11:0)
NONE(*)(counter 3 3) | 4
current_state[3]_GND_36_o_Mux_445_o(Mmux_current_state[3]_GND_36_o_Mux_445_o11:0)
NONE(*)(counter 4 1)
                     | 4
current_state[3]_GND_44_o_Mux_453_o(Mmux_current_state[3]_GND_44_o_Mux_453_o11:0)
NONE(*)(counter 6 3)
                     | 4
current state[3] GND 88 o Mux 497 o(Mmux current state[3] GND 88 o Mux 497 o11:0)
NONE(*)(counter 17 3) | 4
\verb|current_state[3]_GND_24_o_Mux_433_o(Mmux_current_state[3]_GND_24_o_Mux_433_o11:0)|
NONE(*)(counter 1 3)
                     | 4
current state[3] GND 76 o Mux 485 o(Mmux current state[3] GND 76 o Mux 485 o11:0)
NONE(*)(counter_14_3) | 4
current_state[3]_GND_60_o_Mux_469_o(Mmux_current_state[3]_GND_60_o_Mux_469_o11:0)
NONE(*)(counter 10 3) | 4
current state[3] GND 56 o Mux 465 o(Mmux current state[3] GND 56 o Mux 465 o11:0)
NONE(*)(counter 9 3) | 4
current state[3] GND 2 o Mux 83 o(Mmux current state[3] GND 2 o Mux 83 o16:0)
NONE(*)(next state 2) | 4
CLK
                      | 10
BUFGP
current_state[3]_GND_16_o_Mux_422_o(Mmux_current_state[3]_GND_16_o_Mux_422_o12:0)
NONE(*)(get cycle flag) | 1
current_state[3]_GND_12_o_Mux_417_o(Mmux_current_state[3]_GND_12_o_Mux_417_o11:0)
NONE(*)(digits 0)
                     | 2
current_state[3]_GND_18_o_Mux_426_o(Mmux_current_state[3]_GND_18_o_Mux_426_o11:0)
NONE (*) (INVALID SEL)
                    | 1
current state[3] GND 19 o Mux 428 o(Mmux current state[3] GND 19 o Mux 428 o1:0)
NONE(*)(vend cycle flag) | 1
NONE (*) (VEND)
                     1 2
Mram__n08715(Mram__n087151:0)
NONE (*) (COST 2)
                     | 3
current state[3] GND 104 o Mux 515 o(Mmux current state[3] GND 104 o Mux 515 o11:0)
NONE(*)(sel cycle flag) | 1
current_state[3]_GND_105_o_Mux_517_o(Mmux_current_state[3]_GND_105_o_Mux_517_o11:0)
NONE (*) (FAILED TRAN) | 1
                             ______
----+
```

(*) These 31 clock signal(s) are generated by combinatorial logic, and XST is not able to identify which are the primary clock signals. Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

```
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.
```

```
Asynchronous Control Signals Information:
______
No asynchronous control signals found in this design
Timing Summary:
-----
Speed Grade: -3
  Minimum period: 1.614ns (Maximum Frequency: 619.732MHz)
  Minimum input arrival time before clock: 1.903ns
  Maximum output required time after clock: 0.751ns
  Maximum combinational path delay: No path found
Timing Details:
All values displayed in nanoseconds (ns)
_____
Timing constraint: Default period analysis for Clock 'current_state[3]_GND_7_o_Mux_412_o'
 Clock period: 1.523ns (frequency: 656.599MHz)
 Total number of paths / destination ports: 15 / 5
_____
                1.523ns (Levels of Logic = 2)
Delav:
                item code 2 (LATCH)
 Destination: item_code_3 (LATCH)
Source Clock: current_state[3]_GND_7_o_Mux_412_o falling
 Destination Clock: current state[3] GND 7 o Mux 412 o falling
 Data Path: item_code_2 to item_code_3
                         Gate
                                 Net
   Cell:in->out
                 fanout Delay Delay Logical Name (Net Name)
   -----
    LD:G->Q 11 0.472 0.558 item_code_2 (item_code_2)
LUT6:I3->O 2 0.097 0.299 Madd_item_code[4]_GND_1_o_add_109_OUT_cy<2>11
(Madd_item_code[4]_GND_1_o_add_109_OUT_cy<2>)
   LUT6: I5->0
                   1 0.097 0.000
Mmux_current_state[3]_item_code[4]_wide_mux_382_OUT<0>131
(current_state[3]_item_code[4]_wide_mux_382_OUT<3>)
                        -0.028
   LD:D
                                     item_code 3
                         1.523ns (0.666ns logic, 0.857ns route)
   Total
                                 (43.7% logic, 56.3% route)
______
Timing constraint: Default period analysis for Clock 'current_state[3]_GND_20_o_Mux_429_o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
_____
                1.135ns (Levels of Logic = 1)
Delav:
                counter 0 2 (LATCH)
 Destination: counter_0_3 (LATCH)
Source Clock: current_state[3]_GND_20_o_Mux_429_o falling
 Destination Clock: current state[3] GND 20 o Mux 429 o falling
 Data Path: counter_0_2 to counter_0_3
                         Gate
                                Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   LD:G->Q 3 0.472 0.566 counter_0_2 (counter_0_2) LUT5:I1->0 1 0.097 0.000
current state[3] counter 0[3] wide mux 388 OUT<3>1
(current state[3] counter 0[3] wide mux 388 OUT<3>)
```

```
_____
   Total
                        1.135ns (0.569ns logic, 0.566ns route)
                                (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current_state[3]_GND_28_o_Mux_437_o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
 Play: 1.135ns (Levels of Logic = 1)
Source: counter 2.2 (1375)
______
Delay:
 Source: counter_2_2 (LATCH)
Destination: counter_2_3 (LATCH)
Source Clock: current_state[3]_GND_28_o_Mux_437_o falling
 Destination Clock: current state[3] GND 28 o Mux 437 o falling
 Data Path: counter_2_2 to counter_2_3
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
   LD:G->Q 3 0.472 0.566 counter_2_2 (counter_2_2) LUT5:I1->0 1 0.097 0.000
current_state[3]_counter_2[3]_wide_mux_390_OUT<3>1
(current_state[3]_counter_2[3]_wide_mux_390_OUT<3>)
                        -0.028 counter 2 3
   _____
   Total
                        1.135ns (0.569ns logic, 0.566ns route)
                                (50.1% logic, 49.9% route)
_____
Timing constraint: Default period analysis for Clock 'current state[3] GND 52 o Mux 461 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
         1.135ns (Levels of Logic = 1)
Delay:
               counter_8_2 (LATCH)
 Source:
 Destination: counter_8_3 (LATCH)
Source Clock: current_state[3]_GND_52_o_Mux_461_o falling
 Destination Clock: current state[3] GND 52 o Mux 461 o falling
 Data Path: counter 8 2 to counter 8 3
                          Gate
                                 Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
   LD:G->Q 3 0.472 0.566 counter_8_2 (counter_8_2)
LUT5:I1->0 1 0.097 0.000
current state[3] counter 8[3] wide mux 396 OUT<3>1
(current_state[3]_counter_8[3]_wide_mux_396_OUT<3>)
                        -0.028
                                    counter_8 3
   Total
                         1.135ns (0.569ns logic, 0.566ns route)
                                 (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 80 o Mux 489 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
_____
                                 ______
                1.135ns (Levels of Logic = 1)
Delav:
               counter_15_2 (LATCH)
 Source:
 Destination: counter_15_3 (LATCH)
Source Clock: current_state[3]_GND_80_o_Mux_489_o falling
 Destination Clock: current_state[3]_GND_80_o_Mux_489_o falling
 Data Path: counter 15 2 to counter 15 3
                          Gate Net
```

-0.028 counter 0 3

LD:D

```
Cell:in->out fanout Delay Delay Logical Name (Net Name)
   ______
   LD:G->Q 3 0.472 0.566 counter_15_2 (counter_15_2)
LUT5:I1->0 1 0.097 0.000
current state[3] counter 15[3] wide mux 403 OUT<3>1
(current_state[3]_counter_15[3]_wide_mux_403_OUT<3>)
                      -0.028 counter_15_3
   _____
   Total
                       1.135ns (0.569ns logic, 0.566ns route)
                               (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 92 o Mux 501 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
                                        ______
               1.135ns (Levels of Logic = 1)
Delav:
 Source:
 Source: counter_18_2 (LATCH)

Destination: counter_18_3 (LATCH)

Source Clock: current_state[3]_GND_92_o_Mux_501_o falling
 Destination Clock: current state[3] GND 92 o Mux 501 o falling
 Data Path: counter_18_2 to counter_18_3
   Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
   3 0.472 0.566 counter_18_2 (counter_18_2)
>0 1 0.097 0.000
current state[3] counter 18[3] wide mux 406 OUT<3>1
(current_state[3]_counter_18[3]_wide_mux_406_OUT<3>)
                       -0.028 counter 18 3
   ______
                        1.135ns (0.569ns logic, 0.566ns route)
   Total
                               (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 64 o Mux 473 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
_____
 Destination: counter_11_3 (LATCH)
Source Clock: current attails

Destination: current attails
       1.135ns (Levels of Logic = 1)
                current state[3] GND 64 o Mux 473 o falling
 Destination Clock: current_state[3]_GND_64_o_Mux 473 o falling
 Data Path: counter 11 2 to counter 11 3
                         Gate
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
                               -----
   LD:G->Q 3 0.472 0.566 counter_11_2 (counter_11_2) LUT5:I1->0 1 0.097 0.000
   LUT5: I1->0
current_state[3]_counter_11[3] wide mux 399 OUT<3>1
(current_state[3]_counter_11[3]_wide_mux 399 OUT<3>)
                       -0.028 counter 11 3
   _____
                        1.135ns (0.569ns logic, 0.566ns route)
                               (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 72 o Mux 481 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
______
Delay:
           1.135ns (Levels of Logic = 1)
                counter 13 2 (LATCH)
 Source:
```

```
Destination: counter_13_3 (LATCH)
Source Clock: current_state[3]_GND_72_o_Mux_481_o falling
 Destination Clock: current state[3] GND 72 o Mux 481 o falling
 Data Path: counter_13_2 to counter_13_3
                          Gate
                                  Net
                 fanout Delay Delay Logical Name (Net Name)
   Cell:in->out
   3 0.472 0.566 counter_13_2 (counter_13_2)
>0 1 0.097 0.000
    LD:G->0
    T.UT5: T1->0
current state[3] counter 13[3] wide mux 401 OUT<3>1
(current state[3] counter 13[3] wide mux 401 OUT<3>)
                      -0.028 counter_13_3
                         1.135ns (0.569ns logic, 0.566ns route)
                                 (50.1% logic, 49.9% route)
_____
Timing constraint: Default period analysis for Clock 'current state[3] GND 48 o Mux 457 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
 elay: 1.135ns (Levels of Logic = 1)
Source: Counter 7.0
______
Delav:
 Source: counter_7_2 (LATCH)
Destination: counter_7_3 (LATCH)
Source Clock: current_state[3]_GND_48_o_Mux_457_o falling
 Destination Clock: current state[3] GND 48 o Mux 457 o falling
 Data Path: counter_7_2 to counter_7_3
   Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
           3 0.472 0.566 counter_7_2 (counter_7_2)
>0 1 0.097 0.000
   I.D:G->0
   LUT5:I1->0
current state[3] counter 7[3] wide mux 395 OUT<3>1
(current_state[3]_counter_7[3]_wide_mux_395_OUT<3>)
          -0.028 counter_7_3
   _____
                         1.135ns (0.569ns logic, 0.566ns route)
   Total
                                 (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 96 o Mux 505 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
______
 elay: 1.135ns (Levels of Logic = 1)

Source: counter_19_2 (LATCH)

Destination: counter_19_3 (LATCH)

Source Clock: current_state[3]_GND_96_o_Mux_505_o falling
Delay:
 Destination Clock: current state[3] GND 96 o Mux 505 o falling
 Data Path: counter 19 2 to counter 19 3
                          Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
           3 0.472 0.566 counter_19_2 (counter_19_2)
>0 1 0.097 0.000
    LUT5:I1->0
current_state[3]_counter_19[3]_wide_mux_407_OUT<3>1
(current_state[3]_counter_19[3]_wide_mux_407_OUT<3>)
                        -0.028 counter 19 3
   _____
   Total
                         1.135ns (0.569ns logic, 0.566ns route)
                                 (50.1% logic, 49.9% route)
```

```
Timing constraint: Default period analysis for Clock 'current state[3] GND 84 o Mux 493 o'
 Clock period: 1.139ns (frequency: 877.732MHz)
 Total number of paths / destination ports: 10 / 4
                1.139ns (Levels of Logic = 1)
Delay:
                 counter 16 2 (LATCH)
 Source:
 Destination: counter_16_3 (LATCH)
Source Clock: current_state[3]_GND_84_o_Mux_493_o falling
 Destination Clock: current state[3] GND 84 o Mux 493 o falling
 Data Path: counter 16 2 to counter 16 3
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   LD:G->Q 4 0.472 0.570 counter_16_2 (counter_16_2)
LUT5:I1->0 1 0.097 0.000
current state[3] counter 16[3] wide mux 404 OUT<3>1
(current_state[3]_counter_16[3]_wide_mux_404_OUT<3>)
                         -0.028
                                     counter 16 3
   _____
                         1.139ns (0.569ns logic, 0.570ns route)
   Total
                                 (49.9% logic, 50.1% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 40 o Mux 449 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
______
Delav:
              1.135ns (Levels of Logic = 1)
                counter_5_2 (LATCH)
 Source:
 Destination: counter_5_3 (LATCH)
Source Clock: current_state[3]_GND_40_o_Mux_449_o falling
 Destination Clock: current_state[3]_GND_40_o_Mux_449_o falling
 Data Path: counter 5 2 to counter 5 3
                         Gate
                                 Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   LD:G->Q 3 0.472 0.566 counter_5_2 (counter_5_2)
LUT5:I1->0 1 0.097 0.000
current state[3] counter 5[3] wide mux 393 OUT<3>1
(current_state[3]_counter_5[3]_wide_mux_393_OUT<3>)
                        -0.028 counter_5_3
   LD:D
                         1.135ns (0.569ns logic, 0.566ns route)
   Total
                                 (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current_state[3]_GND_68_o_Mux_477_o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
______
Delav:
                1.135ns (Levels of Logic = 1)
                counter 12 2 (LATCH)
 Destination: counter_12_3 (LATCH)
Source Clock: current_state[3]_GND_68_o_Mux_477_o falling
 Destination Clock: current state[3] GND 68 o Mux 477 o falling
 Data Path: counter_12_2 to counter_12_3
                         Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   LD:G->Q 3 0.472 0.566 counter_12_2 (counter_12_2) LUT5:I1->O 1 0.097 0.000
current state[3] counter 12[3] wide mux 400 OUT<3>1
(current state[3] counter 12[3] wide mux 400 OUT<3>)
```

```
LD:D
                        -0.028 counter_12_3
   _____
   Total
                        1.135ns (0.569ns logic, 0.566ns route)
                                (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current_state[3]_GND_32_o_Mux_441_o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
 Play: 1.135ns (Levels of Logic = 1)
Source: counter 3.2 (1375)
______
Delay:
 Source: counter_3_2 (LATCH)
Destination: counter_3_3 (LATCH)
Source Clock: current_state[3]_GND_32_o_Mux_441_o falling
 Destination Clock: current state[3] GND 32 o Mux 441 o falling
 Data Path: counter_3_2 to counter_3_3
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
   LD:G->Q 3 0.472 0.566 counter_3_2 (counter_3_2) LUT5:I1->0 1 0.097 0.000
current_state[3]_counter_3[3]_wide_mux_391_OUT<3>1
(current_state[3]_counter_3[3]_wide_mux_391_OUT<3>)
                        -0.028
                               counter 3 3
   _____
   Total
                        1.135ns (0.569ns logic, 0.566ns route)
                                (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 36 o Mux 445 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
        1.135ns (Levels of Logic = 1)
Delay:
               counter_4_2 (LATCH)
 Source:
 Destination: counter_4_3 (LATCH)
Source Clock: current_state[3]_GND_36_o_Mux_445_o falling
 Destination Clock: current state[3] GND 36 o Mux 445 o falling
 Data Path: counter 4 2 to counter 4 3
                          Gate
                                 Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
   LD:G->Q 3 0.472 0.566 counter_4_2 (counter_4_2)
LUT5:I1->0 1 0.097 0.000
current state[3] counter 4[3] wide mux 392 OUT<3>1
(current_state[3]_counter_4[3]_wide_mux_392_OUT<3>)
                        -0.028
                                    counter_4 3
   Total
                         1.135ns (0.569ns logic, 0.566ns route)
                                (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 44 o Mux 453 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
______
                                 ______
                1.135ns (Levels of Logic = 1)
Delay:
               counter_6_2 (LATCH)
 Source:
 Destination: counter_6_3 (LATCH)
Source Clock: current_state[3]_GND_44_o_Mux_453_o falling
 Destination Clock: current_state[3]_GND_44_o_Mux_453_o falling
 Data Path: counter_6_2 to counter_6_3
                          Gate
                                Net
```

```
Cell:in->out fanout Delay Delay Logical Name (Net Name)
   ______
   LD:G->Q 3 0.472 0.566 counter_6_2 (counter_6_2)
LUT5:I1->0 1 0.097 0.000
                   1 0.097 0.000
current state[3] counter 6[3] wide mux 394 OUT<3>1
(current_state[3]_counter_6[3]_wide_mux_394_OUT<3>)
                    -0.028 counter_6_3
   _____
   Total
                      1.135ns (0.569ns logic, 0.566ns route)
                             (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 88 o Mux 497 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
                                     ______
              1.135ns (Levels of Logic = 1)
Delav:
 Source:
 Source: counter_17_2 (LATCH)
Destination: counter_17_3 (LATCH)
Source Clock: current_state[3]_GND_88_o_Mux_497_o falling
 Destination Clock: current state[3] GND 88 o Mux 497 o falling
 Data Path: counter_17_2 to counter_17_3
   Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
   3 0.472 0.566 counter_17_2 (counter_17_2)
>0 1 0.097 0.000
current state[3] counter 17[3] wide mux 405 OUT<3>1
(current_state[3]_counter_17[3]_wide_mux_405_OUT<3>)
                     -0.028 counter 17 3
   ______
                      1.135ns (0.569ns logic, 0.566ns route)
  Total
                             (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 24 o Mux 433 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
_____
 1.135ns (Levels of Logic = 1)
               current state[3] GND 24 o Mux 433 o falling
 Destination Clock: current_state[3]_GND_24_o_Mux_433_o falling
 Data Path: counter 1 2 to counter 1 3
                       Gate
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   3 0.472 0.566 counter_1_2 (counter_1_2)
>0 1 0.097 0.000
   LUT5:I1->0
current state[3] counter 1[3] wide mux 389 OUT<3>1
(current_state[3]_counter_1[3]_wide_mux 389 OUT<3>)
                      -0.028 counter 1 3
   _____
                      1.135ns (0.569ns logic, 0.566ns route)
                             (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 76 o Mux 485 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
______
Delay:
          1.135ns (Levels of Logic = 1)
               counter 14 2 (LATCH)
 Source:
```

```
Destination: counter_14_3 (LATCH)
Source Clock: current_state[3]_GND_76_o_Mux_485_o falling
 Destination Clock: current state[3] GND 76 o Mux 485 o falling
 Data Path: counter_14_2 to counter_14_3
                          Gate
                                  Net
                 fanout Delay Delay Logical Name (Net Name)
   Cell:in->out
   -----
           3 0.472 0.566 counter_14_2 (counter_14_2)
>0 1 0.097 0.000
    LD:G->0
    LUT5: T1->0
current state[3] counter 14[3] wide mux 402 OUT<3>1
(current state[3] counter 14[3] wide mux 402 OUT<3>)
         -0.028 counter_14_3
                         1.135ns (0.569ns logic, 0.566ns route)
                                 (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current state[3] GND 60 o Mux 469 o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
______
 elay: 1.135ns (Levels of Logic = 1)
Source: Counter 10.0
Delav:
 Source: counter_10_2 (LATCH)

Destination: counter_10_3 (LATCH)

Source Clock: current_state[3]_GND_60_o_Mux_469_o falling
 Destination Clock: current state[3] GND 60 o Mux 469 o falling
 Data Path: counter_10_2 to counter_10_3
   Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
           3 0.472 0.566 counter_10_2 (counter_10_2)
>0 1 0.097 0.000
   I.D:G->0
current state[3] counter 10[3] wide mux 398 OUT<3>1
(current_state[3]_counter_10[3]_wide_mux_398_OUT<3>)
          -0.028 counter_10_3
   _____
                         1.135ns (0.569ns logic, 0.566ns route)
   Total
                                 (50.1% logic, 49.9% route)
______
Timing constraint: Default period analysis for Clock 'current_state[3]_GND_56_o_Mux_465_o'
 Clock period: 1.135ns (frequency: 880.980MHz)
 Total number of paths / destination ports: 10 / 4
______
 elay: 1.135ns (Levels of Logic = 1)

Source: counter_9_2 (LATCH)

Destination: counter_9_3 (LATCH)

Source Clock: current_state[3]_GND_56_o_Mux_465_o falling
Delay:
 Destination Clock: current state[3] GND 56 o Mux 465 o falling
 Data Path: counter_9_2 to counter_9_3
                          Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   ______
           3 0.472 0.566 counter_9_2 (counter_9_2) >0 1 0.097 0.000
    LUT5:I1->0
current_state[3]_counter_9[3]_wide_mux_397_OUT<3>1
(current_state[3]_counter_9[3]_wide_mux_397_OUT<3>)
                       -0.028 counter 9 3
   _____
   Total
                         1.135ns (0.569ns logic, 0.566ns route)
                                 (50.1% logic, 49.9% route)
```

```
Timing constraint: Default period analysis for Clock 'current state[3] GND 12 o Mux 417 o'
 Clock period: 1.117ns (frequency: 894.935MHz)
 Total number of paths / destination ports: 4 / 2
          1.117ns (Levels of Logic = 1)
Delay:
                digits_1 (LATCH)
 Source:
 Destination: digits_0 (LATCH)
Source Clock: current_state[3]_GND_12_o_Mux_417_o falling
 Destination Clock: current state[3] GND 12 o Mux 417 o falling
 Data Path: digits 1 to digits 0
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   LD:G->Q 9 0.472 0.548 digits_1 (digits_1)
                    1 0.097 0.000
   TJUT4:T1->0
Mmux current state[3] digits[3] wide mux 383 OUT<0>11
(current_state[3]_digits[3]_wide_mux 383 OUT<0>)
                       -0.028
   _____
                       1.117ns (0.569ns logic, 0.548ns route)
   Total
                               (50.9% logic, 49.1% route)
______
Timing constraint: Default period analysis for Clock 'CLK'
 Clock period: 1.614ns (frequency: 619.732MHz)
 Total number of paths / destination ports: 33 / 3
______
Delav:
               1.614ns (Levels of Logic = 2)
               cycles_1 (FF)
 Source:
 Destination: cycles_1 (FF)
Source Clock: CLK rising
 Destination Clock: CLK rising
 Data Path: cycles 1 to cycles 1
                        Gate
                               Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   7 0.361 0.539 cycles_1 (cycles_1)
1 0.097 0.511 Mcount_cycles_val_SW1 (N13)
   FD:C->0
   LUT3:I0->0
                    1 0.097 0.000 cycles 1 rstpot (cycles 1 rstpot)
                       0.008
   FD:D
                                   cycles 1
   _____
                       1.614ns (0.563ns logic, 1.051ns route)
                               (34.9% logic, 65.1% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock
'Mmux_current_state[3]_GND_16_o_Mux_422_o11'
 Total number of paths / destination ports: 1 / 1
_____
               0.303ns (Levels of Logic = 1)
Offset:
 Source:
               KEY PRESS (PAD)
 Destination: item code_flag (LATCH)
 Destination Clock: Mmux current state[3] GND 16 o Mux 422 ol1 falling
 Data Path: KEY PRESS to item code flag
                         Gate
                                Net
                fanout Delay Delay Logical Name (Net Name)
   Cell:in->out
   ______
                   6 0.001 0.302 KEY PRESS IBUF (KEY PRESS IBUF)
   IBUF:I->O
                       -0.028 item_code_flag
                       0.303ns (0.001ns logic, 0.302ns route)
                               (0.3% logic, 99.7% route)
```

```
Timing constraint: Default OFFSET IN BEFORE for Clock 'current state[3] GND 7 o Mux 412 o'
 Total number of paths / destination ports: 25 / 5
Offset:
               1.903ns (Levels of Logic = 4)
 Source: ITEM_CODE<2> (PAD)
Destination: item_code_4 (LATCH)
 Destination Clock: current_state[3]_GND_7_o_Mux 412 o falling
 Data Path: ITEM_CODE<2> to item_code_4
                        Gate Net
Delay Delay Logical Name (Net Name)
   Cell:in->out fanout Delay
   6 0.001 0.402 ITEM_CODE_2_IBUF (ITEM_CODE_2_IBUF)
   IBUF: I->O
                    2 0.097 0.515 Mmult n0574 Madd cy<3>11
   LUT2:I0->0
(Mmult n0574 Madd cy<3>)
                   1 0.097
   LUT6: I3->0
                             0.693
Madd_item_code[4]_GND_1_o_add_109_OUT_cy<3>11_SW0 (N10)
   LUT6:I0->0
                    1
                       0.097
                              0.000
Mmux_current_state[3]_item_code[4]_wide_mux_382_OUT<0>14
(current_state[3]_item_code[4]_wide_mux_382_OUT<4>)
                      -0.028 item code 4
   _____
   Total
                       1.903ns (0.292ns logic, 1.611ns route)
                              (15.3% logic, 84.7% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'current state[3] GND 2 o Mux 83 o'
 Total number of paths / destination ports: 11 / 3
              1.731ns (Levels of Logic = 4)
Offset:
 Source: KEY_PRESS (PAD)
Destination: next_state_3 (LATCH)
 Destination Clock: current state[3] GND 2 o Mux 83 o falling
 Data Path: KEY_PRESS to next_state_3
                        Gate
                               Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
                                   -----
   IBUF:I->O
                   6 0.001 0.579 KEY PRESS IBUF (KEY PRESS IBUF)
                   2 0.097 0.561 KEY PRESS cycles[2] AND 2 o1
(KEY_PRESS_cycles[2]_AND_2_o)
   LUT6: I2->0
                     1
(current_state[3]_next_state[0]_Mux_88_o)
                      -0.028
                                    next state 0
   Total
                      1.731ns (0.292ns logic, 1.439ns route)
                              (16.9% logic, 83.1% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
 Total number of paths / destination ports: 7 / 7
______
Offset:
               0.657ns (Levels of Logic = 1)
               RESET (PAD)
 Source:
 Destination:
                current state 0 (FF)
 Destination Clock: CLK rising
 Data Path: RESET to current state 0
                        Gate
                              Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
    ______ ____
            7 0.001 0.307 RESET IBUF (RESET IBUF)
                     0.349 current state 0
```

```
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'current state[3] GND 16 o Mux 422 o'
 Total number of paths / destination ports: 1 / 1
_____
              0.416ns (Levels of Logic = 2)
 Source: KEY_PRESS (PAD)
Destination: get_cycle_flag (LATCH)
 Destination Clock: current state[3] GND 16 o Mux 422 o falling
 Data Path: KEY_PRESS to get_cycle_flag
                       Gate
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   0.097
                             0.000 Mmux current state[3] get cycle flag Mux 421 o11
(current_state[3]_get_cycle_flag_Mux_421_o)
                     -0.028
                                  get_cycle_flag
  Total
                      0.416ns (0.098ns logic, 0.318ns route)
                            (23.5% logic, 76.5% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mram n08715'
 Total number of paths / destination ports: 3 / 3
Offset:
           0.751ns (Levels of Logic = 1)
              COST_2 (LATCH)
 Source:
 Destination:
               COST<2> (PAD)
 Source Clock:
              Mram__n08715 falling
 Data Path: COST 2 to COST<2>
                       Gate
                             Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   ------ -----
            1 0.472 0.279 COST 2 (COST 2)
                      OBUF:I->O
                     0.751ns (0.472ns logic, 0.279ns route)
                             (62.8% logic, 37.2% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock
'Mmux_current_state[3]_GND_7_o_Mux_412_o12'
 Total number of paths / destination ports: 1 / 1
_____
Offset:
              0.751ns (Levels of Logic = 1)
              VEND_1 (LATCH)
VEND (PAD)
 Source:
 Destination: VEND (PAD)
Source Clock: Mmux_current_state[3]_GND_7_o_Mux_412_o12 falling
 Data Path: VEND 1 to VEND
                       Gate
                             Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
                  1 0.472 0.279 VEND_1 (VEND 1)
                      0.000 VEND OBUF (VEND)
   OBUF: I->O
                      0.751ns (0.472ns logic, 0.279ns route)
                             (62.8% logic, 37.2% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'current state[3] GND 18 o Mux 426 o'
```

Total number of paths / destination ports: 1 / 1

```
ffset: 0.751ns (Levels of Logic = 1)
Source: INVALID_SEL (LATCH)
Destination: INVALID_SEL (PAD)
Source Clock: current_state[3] GND 18 o Mux
              current state[3] GND 18 o Mux 426 o falling
 Data Path: INVALID SEL to INVALID SEL
                      Gate
                             Net
              fanout Delay Delay Logical Name (Net Name)
  Cell:in->out
   ______
   LD:G->Q 1 0.472 0.279 INVALID_SEL (INVALID_SEL_OBUF)
OBUF:I->O 0.000 INVALID_SEL_OBUF (INVALID_SEL)
   OBUF:I->O
   _____
                      0.751ns (0.472ns logic, 0.279ns route)
                             (62.8% logic, 37.2% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'current state[3] GND 105 o Mux 517 o'
 Total number of paths / destination ports: 1 / 1
_____
              0.751ns (Levels of Logic = 1)
 Source: FAILED_TRAN (LATCH)

Destination: FAILED_TRAN (PAD)

Source Clock: current_state[3]_GND_105_o_Mux_517_o falling
 Data Path: FAILED TRAN to FAILED TRAN
                       Gate
                            Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
          1 0.472 0.279 FAILED_TRAN (FAILED_TRAN_OBUF)
   LD:G->0
                      0.000 FAILED TRAN OBUF (FAILED TRAN)
   _____
                      0.751ns (0.472ns logic, 0.279ns route)
                             (62.8% logic, 37.2% route)
______
Cross Clock Domains Report:
-----
Clock to Setup on destination clock CLK
______
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock
                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
______
CLK
                                1.6141
Mmux_current_state[3] GND 7 o Mux 412 o12|
                                  1.7461
current state[3]_GND_104_o_Mux_515_o
                                     1.280|
current_state[3]_GND_16_o_Mux_422_o
                                     | 1.756|
                             current_state[3]_GND_19_o_Mux_428_o
current_state[3]_GND_2_o_Mux_83_o
                                  1.619
                       ______
Clock to Setup on destination clock Mmux current state[3] GND 7 o Mux 412 o12
______
          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
_____
CLK
                 1.136|
Clock to Setup on destination clock Mram n08715
      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
_____
```

```
CLK
    | | 1.122|
Clock to Setup on destination clock current state[3] GND 104 o Mux 515 o
-----
        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
   | | 1.120| |
CLK
-----
Clock to Setup on destination clock current state[3] GND 105 o Mux 517 o
_____
    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
_____
  | | 1.136| |
-----+
Clock to Setup on destination clock current_state[3]_GND_12_o_Mux_417_o
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock
                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
                                       1.153|
Mmux current state[3] GND 16 o Mux 422 o11|
                               current_state[3]_GND_12_o_Mux_417_o
                              | 1.117|
Clock to Setup on destination clock current state[3] GND 16 o Mux 422 o
------
        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
CLK | | 0.959| |
-----
Clock to Setup on destination clock current state[3] GND 18 o Mux 426 o
_____
    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
_____
  | | 1.122| |
CLK
-----+
Clock to Setup on destination clock current_state[3]_GND_19_o_Mux_428_o
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
CLK | 1.136|
-----
Clock to Setup on destination clock current state[3] GND 20 o Mux 429 o
______
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock
                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
______
CLK
                                1.1351
current state[3] GND 20 o Mux 429 o|
-----+
Clock to Setup on destination clock current_state[3]_GND_24_o_Mux_433_o
-----+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock
                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
```

CLK current_state[3]_GND_24_o_Mux_433_o	 	 	+	İ
Clock to Setup on destination clock				_437_o
	Src:Rise Dest:Rise	Src:Fall Dest:Rise	Src:Rise Dest:Fall	Src:Fall Dest:Fall
CLK current_state[3]_GND_28_o_Mux_437_o	 	 	1.263	
Clock to Setup on destination clock	current_st	ate[3]_GNI	D_2_o_Mux_8	83_o +
				Src:Fall Dest:Fall
CLK current_state[3]_GND_12_o_Mux_417_o current_state[3]_GND_20_o_Mux_429_o current_state[3]_GND_24_o_Mux_433_o current_state[3]_GND_28_o_Mux_437_o current_state[3]_GND_28_o_Mux_441_o current_state[3]_GND_32_o_Mux_441_o current_state[3]_GND_36_o_Mux_445_o current_state[3]_GND_40_o_Mux_445_o current_state[3]_GND_40_o_Mux_445_o current_state[3]_GND_44_o_Mux_453_o current_state[3]_GND_48_o_Mux_457_o current_state[3]_GND_52_o_Mux_461_o current_state[3]_GND_56_o_Mux_465_o current_state[3]_GND_60_o_Mux_469_o current_state[3]_GND_64_o_Mux_473_o current_state[3]_GND_68_o_Mux_477_o current_state[3]_GND_72_o_Mux_481_o current_state[3]_GND_70_Mux_482_o current_state[3]_GND_70_Mux_482_o current_state[3]_GND_80_o_Mux_489_o current_state[3]_GND_80_o_Mux_493_o current_state[3]_GND_88_o_Mux_493_o current_state[3]_GND_88_o_Mux_493_o current_state[3]_GND_92_o_Mux_501_o current_state[3]_GND_92_o_Mux_501_o current_state[3]_GND_92_o_Mux_501_o current_state[3]_GND_92_o_Mux_505_o			2.051 2.166 3.838 3.048 5.399 4.618 3.102 3.873 5.443 4.663 5.006 4.226 3.446 2.656 3.971 3.181 5.531 4.751 4.751 2.528 3.179 1.793	
Clock to Setup on destination clock	·	·	+	+
	Dest:Rise	Dest:Rise	Dest:Fall	Src:Fall Dest:Fall +
CLK current_state[3]_GND_32_o_Mux_441_o			1.263 1.135	i i
Clock to Setup on destination clock				
Source Clock	Dest:Rise	Dest:Rise	Dest:Fall	Src:Fall Dest:Fall
CLK current_state[3]_GND_36_o_Mux_445_o			1.263 1.135	
Clock to Setup on destination clock	current st	tate[3] GNI	D 40 o Mux	449 0
1	Src:Rise	Src:Fall	Src:Rise	Src:Fall Dest:Fall

CLK current_state[3]_GND_40_o_Mux_449_o		i I	+	
Clock to Setup on destination clock	current_st	tate[3]_GNI	D_44_o_Mux_	
Source Clock	Dest:Rise	Dest:Rise	Dest:Fall	Src:Fall Dest:Fall
CLK current_state[3]_GND_44_o_Mux_453_o		l	1.263 1.135 +	
Clock to Setup on destination clock				
Source Clock	Dest:Rise	Dest:Rise	Dest:Fall	Src:Fall Dest:Fall +
CLK current_state[3]_GND_48_o_Mux_457_o			1.263 1.135 +	
Clock to Setup on destination clock	_	_		_461_o ++
	Dest:Rise	Dest:Rise	Dest:Fall	Src:Fall Dest:Fall +
CLK current_state[3]_GND_52_o_Mux_461_o	 	 	1.263 1.135 +	
Clock to Setup on destination clock	_	_		_465_o ++
Source Clock	Dest:Rise	Dest:Rise	Dest:Fall	Src:Fall Dest:Fall +
CLK current_state[3]_GND_56_o_Mux_465_o			1.263 1.135	
Clock to Setup on destination clock	current_st	tate[3]_GNI	D_60_o_Mux_	_469_o
Source Clock				Src:Fall Dest:Fall
CLK current_state[3]_GND_60_o_Mux_469_o			1.263 1.135	
Clock to Setup on destination clock	_	_		
	Src:Rise	Src:Fall Dest:Rise	Src:Rise Dest:Fall	Src:Fall Dest:Fall
CLK current_state[3]_GND_64_o_Mux_473_o	 	 	1.263	
Clock to Setup on destination clock	current_st	tate[3]_GNI	D_68_o_Mux_	_477_0
Source Clock	Dest:Rise	Dest:Rise	Dest:Fall	Src:Fall Dest:Fall
CLK current_state[3]_GND_68_o_Mux_477_o			1.263	

	+		+		+	+	+	+
Clock to Setup on destination clock							_481_0	
Source Clock	Src:R. Dest:R.	ise ise	Src:Fa Dest:R	all Lse	Src:Ri Dest:Fa	ise	Src:Fall Dest:Fall	
CLK current_state[3]_GND_72_o_Mux_481_o	I		 		1.2	263 L35		+
Clock to Setup on destination clock		_	tate[3]_	_GN		/lux_	_485_o	-
	Src:R	ise ise	Src:Fa Dest:R	all Lse	Src:Ri	ise	Src:Fall Dest:Fall	
CLK current_state[3]_GND_76_o_Mux_485_o	 		 		1.2	263		
Clock to Setup on destination clock	curren	t_s1 +	tate[3]_	_GNI	' D_7_o_Mi 	1X_4	' 412_o +	
Source Clock		Des	st:Rise	De:		Des	rc:Rise Si st:Fall Des	
CLK Mmux_current_state[3]_GND_16_o_Mux_current_state[3]_GND_12_o_Mux_417_o current_state[3]_GND_7_o_Mux_412_o		l		 	i	 	2.240 2.081 2.080 1.523	
Clock to Setup on destination clock							_489_o +	+
		ise	Dest:R	ise	Dest:Fa	all	Src:Fall Dest:Fall	
CLK current_state[3]_GND_80_o_Mux_489_o	 		 		1.2 1.1	263		 -
Clock to Setup on destination clock							_493_o	L
							Src:Fall Dest:Fall	
CLK current_state[3]_GND_84_o_Mux_493_o	 		 		1.2 1.1	263 L39		 -
Clock to Setup on destination clock							_497_o	-
Source Clock	Dest:R	ise	Dest:R	ise	Dest:Fa	all	Src:Fall Dest:Fall	
CLK current_state[3]_GND_88_o_Mux_497_o			 		1.2 1.1	263 L35	 	
Clock to Setup on destination clock current_state[3]_GND_92_o_Mux_501_o								
Source Clock	Src:R. Dest:R.	ise ise	Src:Fa Dest:Ri	all	Src:Ri Dest:Fa	ise	Src:Fall Dest:Fall	
CLK current_state[3]_GND_92_o_Mux_501_o	 		 		1.2	263 L35		

```
Clock to Setup on destination clock current state[3] GND 96 o Mux 505 o
______
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
Source Clock
______
CLK
                             - 1
                                    1
                                       1.2631
current state[3] GND 96 o Mux 505 o|
                             | 1.135|
-----+
Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.63 secs
Total memory usage is 603872 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 105 ( 0 filtered)
Number of infos : 2 ( 0 filtered)
```

Conclusion:

Overall, the Verilog design does model the overall expected behavior from the Vending Machine FSM. This required the creation of multiple intermediate states that could be used to simulate a vending machine.

One of the biggest challenges I had was creating 2D arrays that actually be synthesized. I kept getting Verilog errors for various different aspects (especially my arrays for counters and costs). Therefore, I had to switch to implementing each counter independently, and switched to using 6 states to represent the object with various costs. The second issue I had was not knowing to use negedge in my test bench, causing unpredictable behaviour as well as lack of change of states from time to time. The third issue I had was creating counters to keep track of the missed cycles in between different states - for this, I realized that the only way to do it was to create and manage independent flags - very similar to what is seen in C code.

This lab was definitely challenging and much harder than it initially looked.