# **CS M152A** - Introduction to Digital Design Lab

Project 2: Clock Design Methodology

Arnav Garg - 304911796

# **Introduction and Background:**

This lab focuses on designing clocks using modern counters and variations of modern counters. Clocks play an important role in digital systems because they make it easier to test very specific aspects of circuits, especially in cases where they need to observe waveforms at unconventional instances. While this could theoretically be done using just the system clock, the work becomes a lot harder. Creating clocks lets us streamline this entire aspect, allowing simulations to run at a variety of different clock speeds. Clocking is also particularly popular in synchronous data transmission, that is, it tends to be used a lot in communicating signals between devices, such as in the I2C bus. These components typically make up time-based devices like traffic lights.

In particular, this lab makes use of the system clock and requires us to generate four different variations of clocks: a divide by  $2^n$  clock, an even division divide-by-28 clock, and odd-division divide-by-5 clock, and a glitchy counter that is intended to help us explore pulse/strobe/flag. In the process of creating these 4 variations of clocks, we end up performing 10 different tasks, each of which focuses on a specific aspect of designing a clock, and many of which help incrementally build the 4 required clocks.

In general, clocks are a sequential circuit since the output from the previous state is required to move to the next state. This intuitively explains why counters are well suited for this task - we can keep incrementing a counter, which essentially takes the previous state and adds one to it. If we coordinate the increments of the counter with the positive or negative edge of the system clock, we can easily simulate a clock using the counter.

# **Design Description + Simulation:**

At a very high level, all required modules take a system clock and reset signal as inputs, and output the derived clock. There is one top-level module,  $clock\_gen$ , that creates instances of 4 different modules:  $clock\_div\_two$ ,  $clock\_div\_twenty\_eight$ ,  $clock\_div\_five$ , and  $clock\_strobe$ . The description for these 4 submodules is provided in the table below.

clock_gen										
Divide by 2 <sup>n</sup> Clock	The submodule exploring clock division by power of 2									
Even Division Clock	clock_div_twenty_eight	The submodule exploring even clock division								
Odd Division Clock	clock_div_five	The submodule exploring odd clock division								
Glitchy Counter	y Counter clock_strobe The submodule exploring pulse/str									


# 1. Clock Divider by Power of 2s:

This submodule uses a 4-bit counter to generate 4 different clocks: clock\_div\_2, clock\_div\_4, clock\_div\_8, and clock\_div\_16. The table below contains the set of inputs and outputs for this module.

Inputs	Туре
clk_in	1-bit wire
rst	1-bit wire
clk_div_2	1-bit reg
clk_div_4	1-bit reg
clk_div_8	1-bit reg
clk_div_16	1-bit reg

The basic idea for this module is that if we take a 4-bit counter, it has a range from 0 to 15. Therefore, if we observe the nature of the 4-bit counter, the Lease Significant bit (LSB) flips every second clock cycle, the 2nd LSB flips once every four clock cycles, the 3rd LSB flips every 8 clock cycles, and the MSB flips every 16 clock cycles. Therefore, if we assign clk\_div\_2 to the LSB, clk\_div\_4 to the second LSB, clk\_div\_8 to the third LSB and clk\_div\_16 to the MSB, we will see that they mimic a clock divide by powers of 2. That is, clk\_div\_2 will flip every 2 cycles of the system clock. This is reflected in the simulation output for Task 1.

**Task 1:** 



The simulation clearly illustrates that clk\_div\_2 flip at the end of each system clock cycle, and clk\_div\_16 flips at the end of every 8 clock cycles. Therefore, one entire period of the clk\_div\_16 takes 16 system clock cycles, which is also seen in the simulation.


# 2. Even Division Clock Using Counters:

For this section, we had to use a 4-bit counter to simulate both a divide by 32 and a divide by 28 clocks. This section works very similarly to submodule 1, where it makes use of a 4-bit counter to simulate even division. It also works on the same principle, that is, we can flip the bit when the 4-bit counter equals a particular value. The bit is flipped at half the duration, that is, if we want a 32-bit divider, we want to flip the output clock when the counter resets, and if we want a 28-bit divider, then we must flip the bit when the counter is 14.

Below is a table showing the outputs and inputs into the submodule.


Inputs	Туре
clk_in	1-bit wire
rst	1-bit wire
clk_div_28/clk_div_32	1-bit reg

Task 2:



For task 2, we had the same system clock, *clk\_in*, and *rst* as inputs, and had *clk\_div\_32* as output. The 4-bit counter used internally in the module counts from 0 to 15 and flips *clk\_div\_32* every time the counter resets to zero when the 4-bit register overflows. This results in the output clock flipping every 16 counts of the system clock, and the output clock completes one clock cycle every 32 cycles of the input/system clock.

#### Task 3:



For task 3, we had the same system clock, *clk\_in*, and *rst* as inputs, and had *clk\_div\_28* as output. The 4-bit counter used internally in the module counts from 0 to 13 and flips *clk\_div\_28* every time the counter is equal to 14 (4'b1110) when the 4-bit register overflows. This results in the output clock flipping every 14 counts of the system clock, and the output clock completes one clock cycle every 28 cycles of the input/system clock.

# 3. Odd Division Clock Using Counters:

For submodule three, we were required to create a 33% duty cycle clock using if statements and counters. In general, the relationship between duty cycle and time period is:


Duty cycle = time period on / total time period

Therefore, to achieve a duty cycle of  $\frac{1}{3}$  or 33%, we need the clock to turn on for  $\frac{1}{3}$ rd of the total duration in one clock period. Specifically, we are required to use a divide by 3 clock and simulate an "odd" division.

Below is a table showing the outputs and inputs into the submodule.

Inputs	Туре
clk_in	1-bit wire
rst	1-bit wire
clk_div_5	1-bit reg (2-bit for Task 5)

## **Task 4:**




In this simulation, we see that clk\_div\_5 (which is really clk\_div\_3) goes high for 1/3rd of the total duration of the time and stays low/off for 2/3rd of the duration. The way this was done is by using the following code:

```
reg [1:0] a = 2'b00;

always@(posedge clk_in, posedge rst)
begin
    if (rst)
        a <= 2'b00;
    else if (a == 2'b10)
    begin
        a <= 2'b00;
        clk_div_5 <= ~clk_div_5; //functions like a t flip-flop
    end
    else
        a <= a + 1'b1;
end</pre>
```

Here, we essentially use a 2-bit counter to count from 0 to 2. This results in a total count of 3. To make sure the output clock is only turned on/high for  $\frac{1}{3}$  counts, we flip the bit every time the counter strikes 2. when it goes back to zero, the output bit is flipped back to zero. Therefore, this sumlates a divide by 3 clock with a 33% duty cycle.

### Task 5:



For task 5, we repeat the code for Task 4. However, we ensure that we create a separate a counter that would be triggered with the falling edge of the system clock, and change the output, clk\_div\_4 (actually clk\_div\_3) to a 2-bit bus, where the first bit represents the rising edge, while the MSB represents the falling edge. The code segment used was as follows:

```
input clk_in, rst;
output reg [1:0] clk_div_5 = {1'b0, 1'b0};

reg [1:0] a = 2'b00;

reg [1:0] b = 2'b00;

always@(posedge clk_in, posedge rst)

begin
    if (rst)
        a <= 2'b00;
    else if (a == 2'b10)


begin
        a <= 2'b00;
        clk_div_5[0] <= ~clk_div_5[0];

end
    else
    begin
        a <= a + 1'b1;
        clk_div_5[0] <= 1'b0;
    end
end</pre>
```

```
always@(negedge clk_in, posedge rst)
begin
    if (rst)
        b <= 2'b00;
else if (b == 2'b10)
begin
        b <= 2'b00;
        clk_div_5[1] <= ~clk_div_5[1];
end
else
begin
        b <= b + 1'b1;
        clk_div_5[1] <= 1'b0;
end
end</pre>
```


Therefore, this simulates both the positive nad negative triggred divide by 3 coutner working at the same time, side by side. The waveforms indicate that both of them are triggered separately based on whether they are triggered by the rising or falling edge of the sytem clock.

Task 6:



For task 6, we had to take the logical OR of the outputs of the clocks triggered by the falling and rising edge of the system clock respectively. Because of how they work, there is interference and this results in a duty cycle of 50% using two simultaneous divide by 3 clocks triggered on different edges. Half the clock cycle, in this case, is a system clock period of 1.5 cycles, thereby a full period is 3 system clock cycles, resulting in a divide by 3 counter.

**Task 7:** 



For Task 7, we took the idea from Task 6 and replaced the divide by 3 counter to a divide by 5 counter. This made it a bit trickier since it no longer could take the logical OT of the outputs of the two individual divide by 3 counters triggered by the falling and rising edge of the system clock respectively. Instead, we need to take the logical OR of whether each of the two outputs was greater than 2'b10, or 2. This is a result of taking 5 and performing a right shift by 1, so 5 >> 1 becomes 101 >> 2 which is 010 which is essentially an (N-1)/2 division. The reason we had to do this is to maintain a 50% duty cycle, otherwise, this would result in a 20% duty cycle, which was incorrect.

### 4. Pulse/Strobes:

Below is a table showing the outputs and inputs into the submodule.

Inputs	Туре
clk_in	1-bit wire
rst	1-bit wire
glitchy_counter	8-bit reg


Task 8:



For task 8, we create a divide by 100 counter in a very similar manner to the divide by 3 counter in Task 4. The difference here is that we want a duty cycle of 1%. The way to produce is to flip the bit only once when the counter reaches 100, and then to reset the counter back to 0. For this, we can use an 8-bit register, which has a maximum value of 128. To simulate a 100MHz clock, the test bench was set to a timescale of 1ns/ps and the rest duration was 10ns, which simulates a 100MHz clock. To ensure that we could switch the output clock every time the


divide-by-100 pulse is active, I used an if statement that flipped the current value of the glictch\_counter in the output. This resulted in an output clock with a 50% duty cycle that is running at 500Khz and is divide-by-200. To confirm this, we can see that the period of the output clock is 2us, which corresponds to a frequency of 500KHz.

**Task 9:** 



For this part of the project, we were required to use a divide-by-4 clock to generate an 8-bit counter that counts up by 2 on every positive edge of the master clock but subtracts by 5 on every strobe. For this, we make use of the divide\_by\_two module but specifically make use of the divide\_by\_4 output from the register. We want to increment the output by 2 every time divide\_by\_4 is 0, but we subtract 5 every time divide\_by\_4 is 1. The result is that, after 4 clock cycles of the master clock, the output is decremented by 5. However, because we increment by 6 and then subtract by 5, the result is that every 4th cycle results in the previous value 4 cycles ago + 1. It's also important to note that we must keep track of the previous flip separately, otherwise it will result in more subtractions than we like.

**Task 10:** 



Task 10 provides a high-level overview of Tasks 1, 4, 7, and 9. We can see that all waveforms work as expected.

## **Conclusion:**

This lab was extremely interesting and it helped me better understand how clocks are generated, especially with different duty cycles using a variety of different methods including divide by odd and even numbers. I think the control different granularity of clocks gives allows for very specific forms of testing that will help FPGA developers make and simulate more edge cases in their designs, and I can see the merit of making all of these clocks.

I particularly found Task 8 challenging since it was difficult to confirm the validity of the waveform. I believe that this project had a lot of different tasks that required a lot of effort. It would have been easier to create a different module for each task to keep things more organized, but I completely understand why we just needed to create 4 different modules.

## **Synthesis Report:**

```
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
Reading design: clock gen.prj
TABLE OF CONTENTS
 1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
      5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
```

```
8.4.1) Clock Information
```

8.4.2) Asynchronous Control Signals Information

8.4.3) Timing Summary

8.4.4) Timing Details

8.4.5) Cross Clock Domains Report

\_\_\_\_\_\_

Synthesis Options Summary \_\_\_\_\_

: No

---- Source Parameters

Input File Name : "clock gen.prj"

Ignore Synthesis Constraint File : NO

---- Target Parameters

Output File Name : "clock gen"

Output Format : NGC

Target Device : xc7a100t-3-csg324

---- Source Options

Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation FSM Style : LUT RAM Extraction : Yes RAM Style : Auto Resource Sharing : YES Resource Sharing : YES
Asynchronous To Synchronous : NO
Shift Register Minimum Size : 2 Use DSP Block : Auto

---- Target Options

Automatic Register Balancing

LUT Combining : Auto Reduce Control Sets : Auto : YES Add IO Buffers : YES
Global Maximum Fanout : 100000
Add Generic Clock Buffer(BUFG) : 32
Register Duplication : YES Add IO Buffers Optimize Instantiated Primitives : NO Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES

---- General Options

: Speed Optimization Goal : 1 Optimization Effort : NO Power Reduction

Keep Hierarchy : No

Netlist Hierarchy : As Optimized

RTL Output : Yes

Global Optimization : AllClockNets

Read Cores : YES
Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator : /
Bus Delimiter : <>

Case Specifier : Maintain

Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5

\_\_\_\_\_\_

\_\_\_\_\_

\* HDL Parsing \*

Analyzing Verilog file "/home/ise/Project3/clock\_div\_two.v" into library work Parsing module <clock div two>.

Analyzing Verilog file "/home/ise/Project3/clock\_strobe.v" into library work Parsing module <clock strobe>.

Analyzing Verilog file "/home/ise/Project3/clock\_div\_twenty\_eight.v" into library work

Parsing module <clock\_div\_twenty\_eight>.

Analyzing Verilog file "/home/ise/Project3/clock\_div\_five.v" into library work Parsing module <clock div five>.

Analyzing Verilog file "/home/ise/Project3/clock\_gen.v" into library work Parsing module <clock gen>.

\_\_\_\_\_\_

\* HDL Elaboration \*

Elaborating module <clock gen>.

Elaborating module <clock div two>.

Elaborating module <clock\_div\_twenty\_eight>.

Elaborating module <clock\_div\_five>.

Elaborating module <clock strobe>.

WARNING:HDLCompiler:1127 - "/home/ise/Project3/clock\_strobe.v" Line 38: Assignment to clk\_div\_2 ignored, since the identifier is never used WARNING:HDLCompiler:1127 - "/home/ise/Project3/clock\_strobe.v" Line 40: Assignment to clk\_div\_8 ignored, since the identifier is never used WARNING:HDLCompiler:1127 - "/home/ise/Project3/clock\_strobe.v" Line 41: Assignment to clk\_div\_16 ignored, since the identifier is never used

```
WARNING: HDLCompiler: 413 - "/home/ise/Project3/clock strobe.v" Line 51: Result
of 32-bit expression is truncated to fit in 8-bit target.
WARNING: HDLCompiler: 413 - "/home/ise/Project3/clock strobe.v" Line 53: Result
of 9-bit expression is truncated to fit in 8-bit target.
______
                         HDL Synthesis
______
Synthesizing Unit <clock gen>.
   Related source file is "/home/ise/Project3/clock gen.v".
   Summary:
     no macro.
Unit <clock gen> synthesized.
Synthesizing Unit <clock div two>.
   Related source file is "/home/ise/Project3/clock div two.v".
   Found 4-bit register for signal <a>.
   Found 1-bit register for signal <clk div 2>.
   Found 1-bit register for signal <clk div 4>.
   Found 1-bit register for signal <clk div 8>.
   Found 1-bit register for signal <clk div 16>.
   Found 4-bit adder for signal <a[3] GND 2 o add 4 OUT> created at line 65.
   Summary:
     inferred 1 Adder/Subtractor(s).
     inferred 8 D-type flip-flop(s).
Unit <clock div two> synthesized.
Synthesizing Unit <clock div twenty eight>.
   Related source file is "/home/ise/Project3/clock div twenty eight.v".
   Found 4-bit register for signal <a>.
   Found 1-bit register for signal <clk div 28>.
   Found 4-bit adder for signal <a[3] GND 3 o add 0 OUT> created at line 43.
   Summary:
     inferred 1 Adder/Subtractor(s).
     inferred 5 D-type flip-flop(s).
     inferred 1 Multiplexer(s).
Unit <clock div twenty eight> synthesized.
Synthesizing Unit <clock div five>.
   Related source file is "/home/ise/Project3/clock div five.v".
   Found 3-bit register for signal <clk neg>.
   Found 3-bit register for signal <clk pos>.
   Found 3-bit adder for signal <clk pos[2] GND 4 o add 1 OUT> created at line
   Found 3-bit adder for signal <clk neg[2] GND 4 o add 5 OUT> created at line
   Found 3-bit comparator greater for signal <GND 4 o clk pos[2] LessThan 9 o>
created at line 53
   Found 3-bit comparator greater for signal
<GND 4 o clk neg[2] LessThan 10 o> created at line 53
   Summary:
     inferred 2 Adder/Subtractor(s).
     inferred 6 D-type flip-flop(s).
```

```
inferred 2 Comparator(s).
     inferred 2 Multiplexer(s).
Unit <clock div five> synthesized.
Synthesizing Unit <clock strobe>.
   Related source file is "/home/ise/Project3/clock strobe.v".
INFO: Xst: 3210 - "/home/ise/Project3/clock strobe.v" line 35: Output port
<clk div 2> of the instance <clk2> is unconnected or connected to loadless
signal.
INFO:Xst:3210 - "/home/ise/Project3/clock strobe.v" line 35: Output port
<clk div 8> of the instance <clk2> is unconnected or connected to loadless
INFO:Xst:3210 - "/home/ise/Project3/clock strobe.v" line 35: Output port
<clk div 16> of the instance <clk2> is unconnected or connected to loadless
signal.
   Found 1-bit register for signal <clk prev>.
   Found 8-bit register for signal <glitchy counter>.
   Found 8-bit adder for signal <glitchy counter[7] GND 5 o add 3 OUT> created
at line 53.
   Found 8-bit subtractor for signal <GND 5 o GND 5 o sub 3 OUT<7:0>> created
at line 51.
   Found 1-bit comparator not equal for signal <n0000> created at line 50
   Summary:
     inferred 1 Adder/Subtractor(s).
     inferred 9 D-type flip-flop(s).
     inferred 1 Comparator(s).
     inferred 1 Multiplexer(s).
Unit <clock strobe> synthesized.
______
HDL Synthesis Report
Macro Statistics
                                                   : 6
# Adders/Subtractors
3-bit adder
                                                   : 2
4-bit adder
                                                   : 3
8-bit addsub
                                                   : 1
# Registers
                                                   : 10
                                                   : 2
1-bit register
3-bit register
                                                   : 2
                                                   : 5
4-bit register
8-bit register
                                                   : 1
# Comparators
                                                   : 3
1-bit comparator not equal
                                                   : 1
 3-bit comparator greater
                                                   : 2
# Multiplexers
                                                   : 4
3-bit 2-to-1 multiplexer
                                                   : 2
 4-bit 2-to-1 multiplexer
                                                   : 1
 8-bit 2-to-1 multiplexer
                                                   : 1
______
```

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some

arithmetic operations in this design can share the same physical resources for

reduced device utilization. For improved clock frequency, you may try to disable resource sharing.

\* Advanced HDL Synthesis \*

\_\_\_\_\_

WARNING: Xst: 2677 - Node <clk\_div\_16> of sequential type is unconnected in block <clk2>.

WARNING:Xst:2677 - Node <clk\_div\_4> of sequential type is unconnected in block <clk2>.

WARNING: Xst: 2677 - Node <clk\_div\_2> of sequential type is unconnected in block <clk2>.

Synthesizing (advanced) Unit <clock div five>.

The following registers are absorbed into counter <clk\_neg>: 1 register on signal <clk neg>.

The following registers are absorbed into counter <clk\_pos>: 1 register on signal <clk pos>.

Unit <clock div five> synthesized (advanced).

Synthesizing (advanced) Unit <clock div twenty eight>.

The following registers are absorbed into counter a>: 1 register on signal a>: a>: 1

Unit <clock\_div\_twenty\_eight> synthesized (advanced).

Synthesizing (advanced) Unit <clock div two>.

The following registers are absorbed into counter a>: 1 register on signal a>: a>: 1

Unit <clock div two> synthesized (advanced).

Synthesizing (advanced) Unit <clock strobe>.

The following registers are absorbed into accumulator <glitchy\_counter>: 1 register on signal <glitchy\_counter>.

Unit <clock strobe> synthesized (advanced).

\_\_\_\_\_\_

#### Advanced HDL Synthesis Report

#### Macro Statistics

# Counters	: 5	
3-bit up counter	: 2	
4-bit up counter	: 3	
# Accumulators	: 1	
8-bit updown accumulator	: 1	
# Registers	: 1	0
Flip-Flops	: 1	0
# Comparators	: 3	
1-bit comparator not equal	: 1	
3-bit comparator greater	: 2	

\_\_\_\_\_

\_\_\_\_\_\_

```
Low Level Synthesis
______
WARNING: Xst: 2677 - Node <task four/clk2/clk div 16> of sequential type is
unconnected in block <clock gen>.
WARNING: Xst: 2677 - Node <task four/clk2/clk div 4> of sequential type is
unconnected in block <clock gen>.
WARNING: Xst: 2677 - Node <task four/clk2/clk div 2> of sequential type is
unconnected in block <clock gen>.
INFO:Xst:2146 - In block <clock gen>, Counter <task one/a> <task four/clk2/a>
are equivalent, XST will keep only <task one/a>.
INFO:Xst:2261 - The FF/Latch <task one/clk div 8> in Unit <clock gen> is
equivalent to the following FF/Latch, which will be removed:
<task four/clk2/clk div 8>
Optimizing unit <clock gen> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clock gen, actual ratio is 0.
Final Macro Processing ...
______
Final Register Report
Macro Statistics
# Registers
                                      : 28
Flip-Flops
                                      : 28
______
______
                  Partition Report
______
Partition Implementation Status
 No Partitions were found in this design.
_____
______
   Design Summary
______
Top Level Output File Name : clock gen.ngc
Primitive and Black Box Usage:
# BELS
                       : 30
    INV
                        : 3
    LUT2
                        : 4
```

: 7

LUT3

#	LUT4	:	7
#	LUT5	:	2
#	LUT6	:	7
#	FlipFlops/Latches	:	28
#	FD	:	2
#	FDC	:	14
#	FDE	:	4
#	FDR	:	8
#	Clock Buffers	:	1
#	BUFGP	:	1
#	IO Buffers	:	15
#	IBUF	:	1
#	OBUF	:	14

## Device utilization summary:

\_\_\_\_\_

Selected Device : 7a100tcsg324-3

Slice	Logic	Utilization:
-------	-------	--------------

28	out of	126800	0%
30	out of	63400	0%
30	out of	63400	0%
34			
6	out of	34	17%
4	out of	34	11%
24	out of	34	70%
5			
16			
16	out of	210	7%
	30 30 30 34 6 4 24 5	30 out of 30 out of 34 6 out of 4 out of 24 out of 5	30 out of 63400 30 out of 63400 34 6 out of 34 4 out of 34 24 out of 34 5

\_\_\_\_\_

Number of BUFG/BUFGCTRLs:

Specific Feature Utilization:

Partition Resource Summary:

No Partitions were found in this design.

-----

1 out of 32 3%

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

```
Clock Information:
_____
______
Clock Signal
                        | Clock buffer(FF name) | Load |
______
                        | BUFGP
_____
Asynchronous Control Signals Information:
_____
No asynchronous control signals found in this design
Timing Summary:
_____
Speed Grade: -3
  Minimum period: 1.570ns (Maximum Frequency: 637.024MHz)
  Minimum input arrival time before clock: 0.884ns
  Maximum output required time after clock: 1.445ns
  Maximum combinational path delay: No path found
Timing Details:
_____
All values displayed in nanoseconds (ns)
______
Timing constraint: Default period analysis for Clock 'clk in'
 Clock period: 1.570ns (frequency: 637.024MHz)
 Total number of paths / destination ports: 114 / 28
_____
              1.570ns (Levels of Logic = 2)
 Source:
              task four/glitchy counter 3 (FF)
 Destination: task_four/glitchy_counter_4 (FF) Source Clock: clk_in rising
 Destination Clock: clk in rising
 Data Path: task four/glitchy counter 3 to task four/glitchy counter 4
                      Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  ______
   FDR:C->Q
                 4 0.361 0.707 task four/glitchy counter 3
(task four/glitchy counter 3)
   LUT6:I0->0 2 0.097 0.299
task four/Maccum glitchy counter xor<6>111
(task four/Maccum glitchy counter xor<6>11)
   LUT4:I3->0 1 0.097 0.000
task_four/Maccum_glitchy_counter_xor<4>11 (Result<4>)
         0.008 task four/glitchy counter 4
  Total
                      1.570ns (0.563ns logic, 1.007ns route)
                            (35.9% logic, 64.1% route)
```

\_\_\_\_\_\_

```
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk in'
 Total number of paths / destination ports: 27 / 27
_____
Offset:
             0.884ns (Levels of Logic = 2)
 Source:
             rst (PAD)
 Destination: task one/clk div 2 (FF)
 Destination Clock: clk in rising
 Data Path: rst to task_one/clk_div_2
                          Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  _____
               24  0.001  0.382  rst_IBUF (rst_IBUF)
4  0.113  0.293  task_four/clk2/rst_inv1_INV_0
   IBUF:I->O
(task four/clk2/rst inv)
                    0.095 task one/clk div 16
  _____
                    0.884ns (0.209ns logic, 0.675ns route)
                          (23.6% logic, 76.4% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk in'
 Total number of paths / destination ports: 19 / 14
______
Offset:
             1.445ns (Levels of Logic = 2)
 Source:
            task three/clk neg 1 (FF)
 Destination: clk_div_5 (PAD)
Source Clock: clk_in falling
 Data Path: task three/clk neg 1 to clk div 5
                     Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  4 0.361 0.707 task_three/clk_neg_1
   FDC:C->Q
(clk div 5 OBUF)
   OBUF:I->O
                    0.000 clk div 5 OBUF (clk div 5)
  _____
  Total
                    1.445ns (0.458ns logic, 0.987ns route)
                          (31.7% logic, 68.3% route)
______
Cross Clock Domains Report:
Clock to Setup on destination clock clk in
-----
         | Src:Rise | Src:Fall | Src:Rise | Src:Fall |
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----
            1.570|
                       0.9911
```

-----

\_\_\_\_\_

```
Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.63 secs
-->
Total memory usage is 601332 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings: 11 ( 0 filtered)
Number of infos : 6 ( 0 filtered)
Map Report
Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'clock gen'
Design Information
_____
Command Line : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o clock gen map.ncd clock gen.ngd clock gen.pcf
Target Device : xc7a100t
Target Package : csg324
Target Speed : -3
Mapper Version: artix7 -- $Revision: 1.55 $
Mapped Date : Sat May 9 22:03:45 2020
Design Summary
-----
Number of errors:
Number of warnings: 18
Slice Logic Utilization:
 Number of Slice Registers:
                                           28 out of 126,800 1%
   Number used as Flip Flops:
                                             28
   Number used as Latches:
                                             0
   Number used as Latch-thrus:
                                             0
   Number used as AND/OR logics:
 Number of Slice LUTs:
                                             22 out of 63,400
   Number used as logic:
                                            22 out of 63,400
                                                                 1%
     Number using O6 output only:
                                            15
     Number using O5 output only:
     Number using 05 and 06:
     Number used as ROM:
   Number used as Memory:
                                             0 out of 19,000
                                                                 N %
   Number used exclusively as route-thrus:
Slice Logic Distribution:
                                          10 out of 15,850 1%
 Number of occupied Slices:
```

Number of LUT Flip Flop pairs used:	25				
Number with an unused Flip Flop:	4	out	of	25	16%
Number with an unused LUT:	3	out	of	25	12%
Number of fully used LUT-FF pairs:	18	out	of	25	72%
Number of unique control sets:	4				
Number of slice register sites lost					
to control set restrictions:	20	out	of	126,800	1%

A LUT Flip Flop pair for this architecture represents one LUT paired with one Flip Flop within a slice. A control set is a unique combination of clock, reset, set, and enable signals for a registered element. The Slice Logic Distribution report is not meaningful if the design is over-mapped for a non-slice resource or if Placement fails.

OVERMAPPING of BRAM resources should be ignored if the design is over-mapped for a non-BRAM resource or if placement fails.

#### IO Utilization:

IO Utilization:					
Number of bonded IOBs:	16	out	of	210	7%
Specific Feature Utilization:					
Number of RAMB36E1/FIF036E1s:	0	out	of	135	0%
Number of RAMB18E1/FIF018E1s:	0	out	of	270	0%
Number of BUFG/BUFGCTRLs:	1	out	of	32	3%
Number used as BUFGs:	1				
Number used as BUFGCTRLs:	0				
Number of IDELAYE2/IDELAYE2_FINEDELAYs:	0	out	of	300	0%
Number of ILOGICE2/ILOGICE3/ISERDESE2s:	0	out	of	300	0%
Number of ODELAYE2/ODELAYE2_FINEDELAYs:	0				
Number of OLOGICE2/OLOGICE3/OSERDESE2s:	0	out	of	300	0%
Number of PHASER_IN/PHASER_IN_PHYs:	0	out	of	24	0%
Number of PHASER_OUT/PHASER_OUT_PHYs:	0	out	of	24	0%
Number of BSCANs:	0	out	of	4	0%
Number of BUFHCEs:	0	out	of	96	0%
Number of BUFRs:	0	out	of	24	0%
Number of CAPTUREs:		out			0%
Number of DNA_PORTs:	0	out	of	1	0%
Number of DSP48E1s:	0	out	of	240	0%
Number of EFUSE_USRs:	0	out	of	1	0%
Number of FRAME_ECCs:	0	out	of	1	0%
Number of IBUFDS_GTE2s:	0	out	of	4	0%
Number of ICAPs:	0	out	of	2	0%
Number of IDELAYCTRLs:	0	out	of	6	0%
Number of IN_FIFOs:	0	out	of	24	0%
Number of MMCME2_ADVs:	0	out	of	6	0%
Number of OUT_FIFOs:	0	out	of	24	0%
Number of PCIE_2_1s:	0	out	of	1	0%
Number of PHASER_REFs:	0	out	of	6	0%
Number of PHY_CONTROLs:	0	out	of	6	0%
Number of PLLE2_ADVs:	0	out	of	6	0%
Number of STARTUPs:	0	out	of	1	0%
Number of XADCs:	0	out	of	1	0%

Peak Memory Usage: 1300 MB

Total REAL time to MAP completion: 31 secs Total CPU time to MAP completion: 29 secs

#### Table of Contents

-----

Section 1 - Errors

Section 2 - Warnings

Section 3 - Informational

Section 4 - Removed Logic Summary

Section 5 - Removed Logic

Section 6 - IOB Properties

Section 7 - RPMs

Section 8 - Guide Report

Section 9 - Area Group and Partition Summary

Section 10 - Timing Report

Section 11 - Configuration String Information

Section 12 - Control Set Information

Section 13 - Utilization by Hierarchy

### Section 1 - Errors

\_\_\_\_\_

## Section 2 - Warnings

-----

WARNING:LIT:701 - PAD symbol "clk in" has an undefined IOSTANDARD.

WARNING:LIT:702 - PAD symbol "clk\_in" is not constrained (LOC) to a specific location.

WARNING: PhysDesignRules: 2452 - The IOB clk\_div\_16 is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING: PhysDesignRules: 2452 - The IOB clk\_div\_28 is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB glitchy\_counter<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard

(IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING: PhysDesignRules: 2452 - The IOB glitchy\_counter<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard

(IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING: PhysDesignRules: 2452 - The IOB glitchy\_counter<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard

(IOSTANDARD). This condition may seriously affect the device and will be an

- error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB glitchy\_counter<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard
  - (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB glitchy\_counter<4> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard
  - (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB glitchy\_counter<5> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard
  - (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB glitchy\_counter<6> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard
  - (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB glitchy\_counter<7> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard
  - (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB clk\_in is either not constrained (LOC) to
  - a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB clk\_div\_2 is either not constrained (LOC)
  - to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB clk\_div\_4 is either not constrained (LOC)
  - to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB clk\_div\_5 is either not constrained (LOC)
  - to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in

bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING: PhysDesignRules: 2452 - The IOB rst is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING: PhysDesignRules: 2452 - The IOB clk\_div\_8 is either not constrained (LOC)

to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

# Section 3 - Informational

INFO:LIT:244 - All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs

can be dramatically reduced by designating them as fast outputs.

INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
 0.000 to 85.000 Celsius)

INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to

1.050 Volts)

INFO:Pack:1650 - Map created a placed design.

# Section 4 - Removed Logic Summary

Section 5 - Removed Logic

To enable printing of redundant blocks removed and signals merged, set the detailed map report option and rerun map.

# Section 6 - IOB Properties

\_\_\_\_\_\_ | Type | Direction | IO | IOB Name Standard | Diff | Drive | Slew | Reg (s) | Resistor | IOB | Term | Strength | Rate | | | Delay | +----------+ | clk div 2 | IOB | OUTPUT | LVCMOS18 | | | | | LVCMOS18 | clk div 4 \_ \_ | 12 | SLOW |

	clk_div_5		1	IOB		OUTPUT		LVCMOS18
	_   12	SLOW	1			1		
	clk_div_8			IOB		OUTPUT		LVCMOS18
	12	SLOW				1		
	clk_div_16			IOB		OUTPUT		LVCMOS18
	12	SLOW				1		
	clk_div_28			IOB		OUTPUT		LVCMOS18
	12	SLOW				I		
	clk_in			IOB		INPUT		LVCMOS18
						I		
	<pre>glitchy_counter&lt;0&gt;</pre>			IOB		OUTPUT		LVCMOS18
	12	SLOW	1					
	glitchy_counter<1>	~- ~		IOB		OUTPUT		LVCMOS18
	12	SLOW	1					
	glitchy_counter<2>	GT 057		IOB		OUTPUT		LVCMOS18
-	12	SLOW	1	TOD				T 17CM 0 C 1 0
-	glitchy_counter<3>	SLOW	1	IOB	ı	OUTPUT	l	LVCMOS18
-	12	SLOW	1	IOB		OUTPUT		LVCMOS18
-	<pre>glitchy_counter&lt;4&gt;</pre>	SLOW	1	IOB	 	OUIPUI	I	TACMO210
1	glitchy counter<5>	SLOW	1	IOB	1	OUTPUT		LVCMOS18
1	12	SLOW	1	IOD	 	OUIFUI	I	TACMO210
1	glitchy counter<6>	SHOW	1	IOB	· I	OUTPUT	ı	LVCMOS18
i	12	SLOW	1	I	 	001101	1	HVCHOD10
i	glitchy counter<7>	DHOW	' I	IOB	' I	OUTPUT	ı	LVCMOS18
i	12	SLOW	1		' 		1	10010010
i	rst	020	' 	IOB	' I	INPUT	ı	LVCMOS18
i			1			1		
+			· 			·		

· -----+

Section 7 - RPMs

Section 8 - Guide Report

Guide not run on this design.

Section 9 - Area Group and Partition Summary

Partition Implementation Status

No Partitions were found in this design.

-----

Area Group Information

No area groups were found in this design.

-----

Section 10 - Timing Report

A logic-level (pre-route) timing report can be generated by using Xilinx static timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the mapped NCD and PCF files. Please note that this timing report will be generated using estimated delay information. For accurate numbers, please generate a timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference Manual; for more information about TRCE, consult the Xilinx Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details

Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information

Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy

Use the "-detail" map option to print out the Utilization by Hierarchy section.

While there are a few warnings that are generated and seen in the synthesis report and map report, I could not figure out what they meant or how to fix them, however they did not affect the performance of any of the tasks. Therefore, I believe this is alright.