




Level and Edge Triggered D-FFs:


Flip Flop

Latch will change state stop it if it changes if it is active






Edge Triggered ---- An emulated property.


Racing in D- Latch:



$$D_{in} = \overline{Q_{out}}$$




J-K FF Using D-FF



D	Q_n	$\overline{Q_n}$
0	0	1
1	1	0


J	K	Q_n	$\overline{Q_n}$
0	0	Q_{n-1}	$\overline{Q_{n-1}}$
0	1	0	1
1	0	1	0
1	1	$\overline{Q_{n-1}}$	Q_{n-1}



Truth Table for J-K characteristic eqn of JK FF

$$Q_n = J \overline{Q_{n-1}} + \overline{K} Q_{n-1}$$

$$D = f(J, K, Q_{n-1}, \overline{Q_{n-1}})$$



J	K	D
0	0	Q_{n-1}
0	1	0
1	0	1
1	1	$\overline{Q_{n-1}}$

JK	Q_{n-1}	
	0	1
00	0	1
01	0	0
11	1	0
10	1	1

In today's tech. CMOS we design on chip. We use/design only DFF

$$J \rightarrow Q$$

$$D = J \overline{Q_{n-1}} + \overline{K} Q_{n-1}$$

Similarly realize T-FF using D-FF and D-FF using T-FF

Preset and Clear:



D, clk
→ clear & preset
cl pr

Q \bar{Q}


- Active low clear
- Active high clear
- Active low preset
- Active high preset

Synchronous vs Asynchronous Clear for a +ve Edge Triggered FF (Timing Diagram)


+ve edge triggered — clear/preset only on +ve edge



Synchronous vs Asynchronous Preset for a +ve Edge Triggered FF (Timing Diagram)




D-FF with Synchronous Clear and Preset:



changes are made at the i/p

ff basic structure is untouched.




Active low clear $\rightarrow D = \text{clr} \text{ AND } D_{in}$

Active high clear $\rightarrow D = \overline{\text{clr}} \text{ AND } D_{in}$

Active high preset $\rightarrow D = \text{pst} \text{ OR } D_{in}$

Active low preset $\rightarrow D = \overline{\text{pst}} \text{ OR } D_{in}$


D-FF with Asynchronous Active Low Clear and Active Low Preset:



Register:


← is a simple D-FF with additional provisions.
1-bit

Memory




- N-bit Register → Can store N-bit data
- Consists of N D-FFs
- Clear (clr) is asynchronous. It can be synchronous as well.
- When load is 1, inputs are stored in the D-FFs at the next positive clock edge. When load is zero, inputs are ignored and FFs retain their values. *memory write mode*
- FF outputs are available in parallel. *memory read mode*
- Parallel in parallel out ← Register

Registers:




- No Memory state *✓ there is no Load control*
- At each clock edge, input values are loaded into the FFs.
- Load input is missing


Registers With Parallel Load:



Registers With Parallel Load:



Shift Register:



Different kinds of Registers

- SISO: Serial in serial out
 - FIFO: First IN First OUT
 - LIFO: Last IN First OUT
- SIPO: Serial in parallel out
- PIPO: Parallel in parallel out
- PISO: Parallel in serial out
- Shift left
- Shift right
- Memory

first we saw this

Excitation and Truth Tables

How to change

Q_P → Q_N

Q _P	Q _N	S	R
0	1	1	0

S and R →

fact S=0 R=1
value