

Adder/Subtractor








• For adder/subtractor with signed number inputs, we would need to introduce three independent output flags 1) Output flag, V, goes high when the output is invalid, 2) Output flag, F_1 , goes high when the sum is negative, and 3) Output flag, F_2 , goes high when the sum is zero.

Overflow:

4-bit Signed 2's Complement addition








Overflow exists, the result is valid and positive

No Overflow exists, the result is valid and negative

Overflow exists, the result is valid and negative

The results are invalid (C_3 and C_4 are exclusive)



- The longest propagation delay time (the time gap between the stable input and stable output) in an adder is the time it takes the carry to propagate through the full adders.
- Consider inputs A_3 and B_3 that are available as soon as input signals are applied to the adder. However, carry C_3 to this stage does not settle to its final value until C_2 is available from the previous stage. Similarly, C_2 has to wait for C_1 and so on down to C_0 .

Carry Lookahead Logic:

Predict carry using only Primary Inpulle

Air Bi

City Consequence

City Conse

P – Propagate and G – Generate.

$$\Rightarrow P_i = A_i \bigoplus B_i ; G_i = A_i B_i$$

$$\Rightarrow C_i = A_i$$

$$S_i = P_i \oplus C_i$$
; $C_{i+1} = G_i + P_i C_i$

$$C_0 = \text{Input carry}$$
; $C_1 = G_0 + P_0C_0$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + \overline{P_0} C_0)$$

$$= G_1 + P_1 G_0 + \overline{P_1} P_0 C_0$$

$$C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$$

Carry Lookahead Logic:


P – Propagate and G – Generate.

$$B_{i} = B_{i}^{*} \oplus M \text{ input to repair in the property of the property of$$

$$C_0 = \text{Input carry} \; ; \; C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1C_1 = G_1 + P_1(G_0 + P_0C_0)$$
$$= G_1 + P_1G_0 + P_1P_0C_0$$

$$C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$$



Carry Lookahead Logic:


P – Propagate and G – Generate.

$$P_i = A_i \oplus B_i$$
; $G_i = A_i B_i$

$$S_i = P_i \oplus C_i$$
; $C_{i+1} = G_i + P_i C_i$

$$C_0 = \text{Input carry} \; ; \; C_1 = G_0 + P_0 C_0$$


$$C_2 = G_1 + P_1C_1 = G_1 + P_1(G_0 + P_0C_0)$$
$$= G_1 + P_1G_0 + P_1P_0C_0$$



$$C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$$

HW --- Identify the Functional Block marked with ?:


Consider the circuit shown where the output of a 3-bit adder needs to be displayed on the two digits of the 7-segment display. For example, if the adder output is 9, then circuit should display 09 where 0 should be displayed on left display and 9 on right display. Existing BCD-to-7 segment decoder works only when input number is between 0 and 9 and we have to use it since it has been hardwired to 7segment display board. You need to design combinational circuit between Adder and 7segment decoder (shown as question mark in the Figure) so that the adder output is correctly displayed on the 7-segment display.



Multiplication: Humber **Unsigned numbers** 01110 01110 11(11 $\times 10001$ 28 1001 0000001110 01110 00000000 $\times 10001$ 14 a very 0000001110 >0000001110<- 6 $\times 17$ 00000000 98 000000000 0000001110 Partial Product 5-00000000-4 14 0000000 C. Smutamoust -0000000 < 238 0000001110 more exticient 001110 **Final Product** 001110 0011101110 975t2 2'S 0011101110

Multiplication of signed 2's compliment numbers:

(one positive and one negative number)



Partial product to be subtracted since multiplier is negative.

2's compliment of the partial product to be subtracted.

71100101110

110010 2's Complement

Multiplication of signed 2's compliment numbers:

