



add rd, rs1,
(rs2/imm)

Imm. bit

0 → reg.
1 → Imm.


00 ← default


01 ← u
10 ← h



sign bit AB 12 ← default.
00 00 AB 12 ← u
AB 12 00 00 ← h

b, beg, bgt, call






$PC + \text{Offset} * 4$

St [dest] [source].

St Imm.[rs1], rs2



St. \boxed{rd} , Imm $\boxed{rs1}$

↑

$r1 \rightarrow ABCD0000$

ABCD1234

ABCD1234

movh r1, ABCD

add r1, r1, 1234