
# Instruction Fetch (IF) Stage



### isBranchTaken

- \* isBranchTaken is a control signal
  - It is generated by the EX unit
- \* Conditions on isBranchTaken

Instruction	Value of isBranchTaken	
non-branch instruction	0	
call	1	
ret	1	
$\mid b \mid$	1	
haa	branch taken – 1	
beq	branch not taken – 0	
hat	branch taken – 1	
bgt	branch not taken – 0	

# Operand Fetch Unit


Inst.	Code	Format	Inst.	Code	Format
add	00000	add rd, rs1, (rs2/imm)	lsl	01010	lsl rd, rs1, (rs2/imm)
sub	00001	sub rd, rs1, (rs2/imm)	lsr	01011	lsr rd, rs1, (rs2/imm)
mul	00010	mul rd, rs1, (rs2/imm)	asr	01100	asr rd, rs1, (rs2/imm)
div	00011	div rd, rs1, (rs2/imm)	nop	01101	nop
mod	00100	mod rd, rs1, (rs2/imm)	ld	01110	ld rd, imm[rs1]
cmp	00101	cmprs1, (rs2/imm)	st	01111	st rd, imm[rs1]
and	00110	and rd, rs1, (rs2/imm)	beq	10000	beq offset
or	00111	or rd, rs1, (rs2/imm)	bgt	10001	bgt offset
not	01000	not rd, (rs2/imm)	b	10010	b offset
mov	01001	mov rd, (rs2/imm)	call	10011	call offset
			ret	10100	ret

#### Instruction Formats

Format	Definition	
branch	op (28-32)   offset (1-27)	
register	op (28-32)   I (27)   <u>rd</u> (23-26)   rs1 (19-22)   rs2 (15-18)	
immediate	op (28-32) I (27) <u>rd</u> (23-26) rs1 (19-22) imm (1-18)	
$op \rightarrow \text{opcode}, \textit{offset} \rightarrow \text{branch offset}, I \rightarrow \text{immediate bit}, rd \rightarrow \text{destination register}$		
$rs1 \rightarrow$ source register 1, $rs2 \rightarrow$ source register 2, $imm \rightarrow$ immediate operand		


\* Each format needs to be handled separately.

Register File Read




- \* First input → rs1 or ra(15) (ret instruction)
- \* Second input → rs2 or rd (store instruction)

#### Immediate and Branch Unit




- \* Compute immx (extended immediate), branchTarget, irrespective of the instruction format.
- \* For the branchTarget we need to choose between the <a href="mailto:embedded target">embedded target</a> and <a href="mailto:op1">op1</a> (ret)

### **OF Unit**




## EX Stage – Branch Unit




Generates the isBranchTaken Signal

### **ALU**




Choose between immx and op2 based on the value of the I bit

### Inside the ALU




### **EX Unit**


#### Execute unit




### MA Unit




### RW Unit





#### The Hardwired Control Unit



- \* Given the opcode and the immediate bit
  - \* It generates all the control signals

# **Control Signals**

SerialNo.	Signal	Condition
1	isSt	Instruction: st
2	isLd	Instruction: <i>ld</i>
3	isBeq	Instruction: beq
4	isBgt	Instruction: bgt
5	isRet	Instruction: ret
6	isImmediate	I bit set to 1
7	isWb	Instructions: add, sub, mul, div, mod,
		and, or, not, mov, ld, lsl, lsr, asr, call
8	isUBranch	Instructions: b, call, ret
9	isCall	Instructions: call

# Control Signals – II

		aluSignal
10	isAdd	Instructions: add, ld, st
11	isSub	Instruction: sub
12	isCmp	Instruction: cmp
13	isMul	Instruction: mul
14	isDiv	Instruction: div
15	isMod	Instruction: mod
16	isLsl	Instruction: lsl
17	isLsr	Instruction: <i>lsr</i>
18	isAsr	Instruction: asr
19	isOr	Instruction: or
20	isAnd	Instruction: and
21	isNot	Instruction: not
22	isMov	Instruction: mov

# Control signal Logic

opcode

 $op_5 op_4 op_3 op_2 op_1$ 

immediate bit

Serial No.	Signal	Condition
1	isSt	$\overline{op_5}.op_4.op_3.op_2.op_1$
2	isLd	$\overline{op_5}.op_4.op_3.op_2.\overline{op_1}$
3	isBeq	$op_5.\overline{op_4}.\overline{op_3}.\overline{op_2}.\overline{op_1}$
4	isBgt	$op_5.\overline{op_4}.\overline{op_3}.\overline{op_2}.op_1$
5	isRet	$op_5.\overline{op_4}.op_3.\overline{op_2}.\overline{op_1}$
6	isImmediate	
7	isWb	$\sim (op_5 + \overline{op_5}.op_3.op_1.(op_4 + \overline{op_2})) +$
		$op_5.\overline{op_4}.\overline{op_3}.op_2.op_1$
8	isUbranch	$op_5.\overline{op_4}.(\overline{op_3}.op_2 + op_3.\overline{op_2}.\overline{op_1})$
9	isCall	$op_5.\overline{op_4}.\overline{op_3}.op_2.op_1$

# Control Signal Logic - II

aluSignals		
10	isAdd	$\overline{op5}.\overline{op4}.\overline{op3}.\overline{op2}.\overline{op1} + \overline{op5}.op4.op3.op2$
11	isSub	$\overline{op5}.\overline{op4}.\overline{op3}.\overline{op2}.op1$
12	isCmp	$\overline{op5}.\overline{op4}.op3.\overline{op2}.op1$
13	isMul	$\overline{op5}.\overline{op4}.\overline{op3}.op2.\overline{op1}$
14	isDiv	$\overline{op5}.\overline{op4}.\overline{op3}.op2.op1$
15	isMod	$\overline{op5}.\overline{op4}.op3.\overline{op2}.\overline{op1}$
16	isLsl	$\overline{op5}.op4.\overline{op3}.op2.\overline{op1}$
17	isLsr	$\overline{op5}.op4.\overline{op3}.op2.op1$
18	isAsr	$\overline{op5}.op4.op3.\overline{op2}.\overline{op1}$
19	isOr	$\overline{op5}.\overline{op4}.op3.op2.op1$
20	isAnd	$\overline{op5}.\overline{op4}.op3.op2.\overline{op1}$
21	isNot	$\overline{op5}.op4.\overline{op3}.\overline{op2}.\overline{op1}$
22	isMov	$\overline{op5}.op4.\overline{op3}.\overline{op2}.op1$