


Adder/Subtractor

$C_3 = C_4 \rightarrow \text{valid}$
 $C_3 \neq C_4 \rightarrow \text{invalid}$



- For adder/subtractor with signed number inputs, we would need to introduce three independent output flags 1) Output flag, V , goes high when the output is invalid, 2) Output flag, F_1 , goes high when the sum is negative, and 3) Output flag, F_2 , goes high when the sum is zero.

Overflow:

4-bit Signed 2's Complement addition


85RS7

$$\begin{array}{r} \text{(+7)} \\ + \text{(-2)} \\ \hline \text{(+5)} \end{array}$$

$$\begin{array}{r} 110 \\ 0111 \\ + 1110 \\ \hline 10101 \end{array}$$

$C_3 = 1$
 $C_4 = 1$

$C_3 = C_4$



$V = 0$
if valid

$$\begin{array}{r} \text{(-7)} \\ + \text{(-1)} \\ \hline \text{(-8)} \end{array}$$

$$\begin{array}{r} 111 \\ 1001 \\ + 1111 \\ \hline 11000 \end{array}$$

$C_3 = 1$
 $C_4 = 1$

$C_3 = C_4$

$F_1 = S_3$

Overflow exists, the result is valid and positive

Overflow exists, the result is valid and negative

negative

$$\begin{array}{r} \text{(-7)} \\ + \text{(+2)} \\ \hline \text{(-5)} \end{array}$$

$$\begin{array}{r} 000 \\ 1001 \\ + 0010 \\ \hline 1011 \end{array}$$

$C_3 = 0$
 $C_4 = 0$

$F_1 = S_3$

$C_3 = C_4$

$S_0 + S_1 + S_2 + S_3$

F_2

$0000 \rightarrow$

$S_0 S_1 S_2 S_3$

$V = C_4 \oplus C_3$

Validity check

$$\begin{array}{r} \text{(-7)} \\ + \text{(-2)} \\ \hline \text{(-9)} \end{array}$$

$$\begin{array}{r} 000 \\ 1001 \\ + 1110 \\ \hline 10111 \end{array}$$

$C_3 = 0$
 $C_4 = 1$

$V = C_4 \oplus C_3$

$$\begin{array}{r} \text{(+7)} \\ + \text{(+2)} \\ \hline \text{(+9)} \end{array}$$


$$\begin{array}{r} 110 \\ 0111 \\ + 0010 \\ \hline 1001 \end{array}$$

$C_3 = 1$
 $C_4 = 0$

No Overflow exists, the result is valid and negative

The results are invalid (C_3 and C_4 are exclusive)


Propagation Delay:



- The longest propagation delay time (the time gap between the stable input and stable output) in an adder is the time it takes the carry to propagate through the full adders.
- Consider inputs A_3 and B_3 that are available as soon as input signals are applied to the adder. However, carry C_3 to this stage does not settle to its final value until C_2 is available from the previous stage. Similarly, C_2 has to wait for C_1 and so on down to C_0 .

Carry Lookahead Logic: → Predict carry using only Primary Inputs

P – Propagate and G – Generate.



HA Sum

→ $P_i = A_i \oplus B_i$; $G_i = A_i B_i$ (Generate $A_i \text{ or } B_i \rightarrow 1$)

Resource economy

HA carry $A_i = B_i = 1 \mid \neg C_i = 1$

$C_{i+1} = 1$

$S_i = P_i \oplus C_i$; $C_{i+1} = G_i + P_i C_i$ clear

$C_0 = \text{Input carry}$; $C_1 = G_0 + P_0 C_0$

$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0)$

$= G_1 + P_1 G_0 + P_1 P_0 C_0$

$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$

$A_i, B_i \& C_0$

Carry Lookahead Logic:

P – Propagate and G – Generate.

$$\underline{B_i} = \overset{\substack{\text{Primary input} \\ \swarrow}}{B_i^*} \oplus \overset{\substack{\text{input} \\ \swarrow}}{M}$$


$$P_i = A_i \oplus B_i; \quad G_i = A_i B_i$$

$$S_i = P_i \oplus C_i ; \quad C_{i+1} = G_i + P_i C_i$$

$$C_0 = \text{Input carry} ; C_1 = G_0 + P_0 C_0$$

$$\begin{aligned} C_2 &= G_1 + P_1 C_1 = G_1 + P_1(G_0 + P_0 C_0) \\ &= G_1 + P_1 G_0 + P_1 P_0 C_0 \end{aligned}$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$



Carry Lookahead Logic:

P – Propagate and G – Generate.


$$P_i = A_i \oplus B_i ; G_i = A_i B_i$$

$$S_i = P_i \oplus C_i ; C_{i+1} = G_i + P_i C_i$$

$$C_0 = \text{Input carry} ; C_1 = G_0 + P_0 C_0$$


$$\begin{aligned} C_2 &= G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) \\ &= G_1 + P_1 G_0 + P_1 P_0 C_0 \end{aligned}$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$




HW --- Identify the Functional Block marked with ?:

Consider the circuit shown where the output of a 3-bit adder needs to be displayed on the two digits of the 7-segment display. For example, if the adder output is 9, then circuit should display 09 where 0 should be displayed on left display and 9 on right display. Existing BCD-to-7 segment decoder works only when input number is between 0 and 9 and we have to use it since it has been hardwired to 7-segment display board. You need to design combinational circuit between Adder and 7-segment decoder (shown as question mark in the Figure) so that the adder output is correctly displayed on the 7-segment display.



Multiplication:

Unsigned numbers



Multiplication of signed 2's compliment numbers: (one positive and one negative number)

$$\begin{array}{r}
 +14 \\
 \times -15 \\
 \hline
 70 \\
 14 \\
 \hline
 -210
 \end{array}$$

Partial product to be subtracted since multiplier is negative.

bit characteristic

$14 \times 16 = 224$

$-ve$

01110 ← positive

$\times 10001$

0000001110

000000000

000000000

000000000

0011100000

-224

$-ve$ number

$+ve$

$$\begin{array}{r}
 01110 \\
 \times 10001 \\
 \hline
 0000001110 \\
 000000000 \\
 \hline
 0000001110 \\
 000000000 \\
 \hline
 0000001110 \\
 000000000 \\
 \hline
 0000001110 \\
 000000000
 \end{array}$$

2's compliment of the partial product to be subtracted.

110010 ← 2's complement

-210

1100101110

302

Multiplication of signed 2's complement numbers: (both negative number)

$$\begin{array}{r} -14 \\ \times -15 \\ \hline 70 \\ 14 \\ \hline +210 \end{array}$$

Negative partial product

Partial product to be subtracted since multiplier is negative.

negative
1100100000

whole negative
110010
× 10001

1111110010
000000000
000000000
000000000

110010
001110

- (-)

$$\begin{array}{r} 010010 \\ 110010 \\ \hline -14 \end{array}$$

$$\begin{array}{r} 10010 \\ \hline -14 \end{array}$$

$$\begin{array}{r} 10010 \\ \times 10001 \\ \hline 1111110010 \\ 0000000000 \\ \hline 1111110010 \\ 0000000000 \\ \hline 1111110010 \\ 0000000000 \\ \hline 1111110010 \\ 0000000000 \end{array}$$

> 10 students
on the PP IV
problem

to-morrow

1111110010

001110

0011010010

result not to be touched
+ve number

17th I will be away

Tomorrow & Monday

9:50

Off on 17th
No classes on 17th
March 2022