


Frequency and Phase:

These two clocks have same frequency, but the phase difference is 45 degree.


$$\text{f}_{\text{out}} = \frac{1}{4} f_{\text{clock}}$$

Phase shift




Frequency Division by 5:



$\therefore b45$



Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0




Finite State Machine:




The output depends on the present state and present input, the input that would cause a change in state at the next active clock edge.

refer when input is received
determine the next
before active edge



Output is synchronized
after active edge

The output depends on the present state that has been reached after an active edge, independent of the input that caused the change in state.




$$\text{Next state} = F(\underline{\text{current state}}, \underline{\text{input}})$$

$$\text{Output} = G(\underline{\text{current state}}, \underline{\text{input}})$$

} pre-active edge
 reference

The output change is not synchronized with the clock.




Moore Machine *after active edge*

$$\text{Next state} = F(\text{current state}, \text{input})$$

$$\text{Output} = G(\text{current state})$$

The output change is synchronized with the clock.



Mealey Machine with Pipeline architecture


Output during one clock period depends on the states and inputs during the previous clock period

Characteristics Equation of Various Flip Flops:

Useful table
when you design sequential circuits

Device Type	Characteristic Equation
S-R Latch	$Q_n = S + \bar{R}Q_{n-1}$
D Latch	$Q_n = D$
Edge-Triggered D flip-flop	$Q_n = D$
D flip-flop with enable	$Q_n = En \cdot D + Q_{n-1}$
Master Slave S-R flip-flop	$Q_n = S + \bar{R}Q_{n-1}$
Master Slave J-K flip-flop	$Q_n = J \cdot \overline{Q_{n-1}} + \bar{K}Q_{n-1}$
Edge Triggered J-K flip-flop	$Q_n = J \cdot \overline{Q_{n-1}} + \bar{K}Q_{n-1}$
T flip-flop	$Q_n = \overline{Q_{n-1}}$
T flip-flop with enable	$Q_n = En \cdot \overline{Q_{n-1}} + \overline{En}Q_{n-1}$

Finite State Machine (FSM):




1. For a given problem, understand the requirements in terms of inputs, outputs and number of states.
 2. Draw the FSM or state diagram. $\leftarrow \text{STD}$
 3. Map FSM to state table for a given type of FF.
State Transition Table
S.T.T
 4. From state table, find out the expressions for FF inputs and FSM outputs in terms of present state (FF outputs) and present external inputs. Use K-maps.
 5. Implement the circuit and verify the operation using timing diagram. $\leftarrow \text{essential}$

Mod-4 Binary UP Counter giving Gray Code output with Memory (Moore):

- Number of states: 4 ↗
- Number of FFs: 2 (lets do it using T-FFs)
- Number of inputs: Clock (by default) and enable (En)
- Number of outputs: Counter value (2 bits) ↗


00 01 #0 11

Binary Up Count 2-bit o/p \rightarrow Gray code
Output Gray code a function of state value



or STD

State Transition Graph (STG)



Mod-4 Binary UP Counter giving Gray Code output with Memory (Moore):

State Transition Table (STT)

sample "normal"

Present State		Input	Next State		Outputs		FF Inputs	
P_1	P_0	En	N_1	N_0	Z_1	Z_0	T_1	T_2
0	0	0	0	0	0	0	0 ↙	0 ↙
0	0	1 ↖	0	1 ↖	0 ↙	1 ↙	0 ↙	1 ↙
0	1	0	0	1	0	1	0	0
0	1	1	1 ↖	0 ↖	1	1	1 ↙	1 ↙
1	0	0	1	0	1	1	0	0
1	0	1	1	1	1	0	0	1
1	1	0	1	1	1	0	0	0
1	1	1	0	0	0	0	1	1

$$Z_1 = N_1$$

$$Z_0 = N_0 \oplus N_1$$

$$T_1 = P_0 \cdot En$$

current state

$$T_2 = En$$


The output changes when the state changes on the active clock edge.

The output is available for one clock cycle.

The hold time for En, in this case, is the hold time of the FF

Moore Mc

Synchronous Counter:




Draw the State Transition Graph for
the counter shown. (HW)

and
STT also

Mod-4 Binary UP Counter giving Gray Code output with Memory (Mealy):

00 01 10 11 allocation

- Number of states: 4
- Number of FFs: 2 (lets do it using T-FFs)
- Number of inputs: Clock (by default) and enable (En)
- Number of outputs: Counter value (2 bits)



Mod-4 Binary UP Counter giving Gray Code output with Memory (Mealy):

State Transition Table (STT)

Present State	Input	Clock	Next State		Output		FF Inputs		
P ₁	P ₂	En	clk	N ₁	N ₀	Z ₁	Z ₀	T ₁	T ₀
0	0	0	ϕ	0	0	0	0	0	0
→*	0	0	1	↓, ✗	0	0	0	1	← 0
0	0	1	↑	0	1	0	1	0	1
0	1	0	ϕ	0	1	0	1	0	0
→*	0	1	1	—	0	1	1	1	0
0	1	1	↑	1	0	1	1	1	0
1	0	0	ϕ	1	0	1	1	0	0
→*	1	0	1	—	1	0	1	0	1
1	0	1	↑	1	1	1	0	0	1
1	1	0	ϕ	1	1	1	0	0	0
→*	1	1	1	—	1	1	0	1	1
1	1	1	↑	0	0	0	0	1	1

$$Z_1 = En \cdot (N_1 \oplus N_2)$$

$$Z_1 = En \cdot \overline{N_1} \quad \text{defined for } \star \text{ rows} \leftarrow \text{how do I ensure}$$

$$T_1 = P_0 \cdot En \quad T2 = En$$

at ✗ rows

only till clear edge (Active)

The output changes when the enable becomes 1 before the setup time of the FF.

The output is latched to a register at the immediately following active clock edge.

The output is available for one clock cycle.

The value of En should be stable for a time t_s given by

$$\max\{t_{\text{set-up}}, t_p(\text{max})\} + t_{\text{hold}}$$


Where $t_p(\text{max})$ is the maximum combinational delay of the output function.

available
for one clock
cycle more
resources
than


Mod-4 UP Counter with Memory

- Repeat the same process for D-FF ↴
- Repeat the same process for JK-FF ↴


Mod-4 UP/Down Counter with Memory (Moore)



Mod-4 UP/Down Counter with Memory (Mealy):




Inputs En and M
 $M = 0$ ---- Down Count
 $M = 1$ ---- Up Count



The advantage of this approach is that the counter design is the same for UP or Down counter but the output changes for the UP or Down Counter.

Homework

- Design an odd-even detector.
- Input: 2 bits
- Output: 2 bits
- When input contains odd number of 1, output should be 01. Else, output should be 10. *(include no 1's also)*



Invalid States:

invalid or unused state
101; 100 → not used

Design counter using T-FF with states 000 → 001 → 011 → 010 → 110 → 000

The states 100, 101 and 111 are called the Invalid/Illegal States.

Assume that the next state from any invalid state is a don't care state


STT for TFF

P_2	P_1	P_0	N_2	N_1	N_0	T_2	T_1	T_0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	0
0	1	1	0	1	0	0	0	1
0	1	0	1	1	0	1	0	0
1	1	0	0	0	0	1	1	0
1	0	0	ϕ	ϕ	ϕ	ϕ	ϕ	ϕ
1	0	1	ϕ	ϕ	ϕ	ϕ	ϕ	ϕ
1	1	1	ϕ	ϕ	ϕ	ϕ	ϕ	ϕ

P_2	P_1	P_0	1
00	0	0	0
01	1	0	0
11	1	ϕ	0
10	$\phi = 0$	ϕ	0

$$T_2 = P_1 \bar{P}_0$$

don't care



$$T_2 = P_1 \overline{P_0}$$

$$T_1 = P_2 \overline{P_0} + \overline{P_1} P_0$$

$$T_0 = \overline{P_1} \overline{P_0} + P_1 P_0$$

Legal / valid

$111 \rightarrow 110; 100 \rightarrow 111; 101 \rightarrow 111$

$111 \rightarrow 100; 100 \rightarrow 101; 101 \rightarrow 111$

Equality Bad

$$T_1 = P_2 P_1 + \overline{P_2} \overline{P_1} P_0$$

$$T_2 = P_2 + P_1 \overline{P_0}$$

$$T_0 = P_2 P_0 + P_1 P_0 + \overline{P_2} \overline{P_1} \overline{P_0}$$

less gates than next stage
waste cycles. 000 for
 $111, 100 \& 101$

Invalid States:

Design counter using T-FF with states $000 \rightarrow 001 \rightarrow 011 \rightarrow 010 \rightarrow 110 \rightarrow 000$

The states 100, 101 and 111 are called the Invalid States.

Assume that the next state from any invalid state is 000 state

P_2	P_1	P_0	N_2	N_1	N_0	T_2	T_1	T_0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	0
0	1	1	0	1	0	0	0	1
0	1	0	1	1	0	1	0	0
1	1	0	0	0	0	1	1	0
1	0	0	0	0	0	1	0	0
1	0	1	0	0	0	1	0	1
1	1	1	0	0	0	1	1	1

P_2	P_1	P_0	1
00	0	0	0
01	1	0	0
11	1	1	1
10	1	1	1

P_2	P_1	P_0	1
00	0	1	1
01	0	0	0
11	1	1	1
10	0	0	0

wastes 1 cycle

P_2	P_1	P_0	1
00	1	0	0
01	0	1	0
11	0	1	1
10	0	1	1

$$T_1 = P_2 P_1 + \overline{P}_2 \overline{P}_1 P_0$$

\swarrow

$$T_2 = P_2 + P_1 \overline{P}_0$$

expensive

$$T_0 = P_2 P_0 + P_1 P_0 + \overline{P}_2 \overline{P}_1 \overline{P}_0$$

\swarrow

larger $\#$ of gates reqd.