



Synchronous Modulo-6 UP Counter using T-FF:



Modulo 6 Synchronous Counter using T-FF:

We require to count: 000 – 001 – 010 – 011 – 100 – 101 – 000 – 001 – 010

State Transition Table:

PS	NS	Q ₂ PS	Q ₁ PS	Q ₀ PS	Q ₂ NS	Q ₁ NS	Q ₀ NS	T ₂	T ₁	T ₀
000	001	0	0	0	0	0	1	0	0	1
001	010	0	0	1	0	1	0	0	1	1
010	011	0	1	0	0	1	1	0	0	1
011	100	0	1	1	1	0	0	1	1	1
100	101	1	0	0	1	0	1	0	0	1
101	000	1	0	1	0	0	0	1	0	1

Q ₂ Q ₁ \ Q ₀	0	1
00	0	0
01	0	1
11	φ	φ
10	0	1

T₂



Q ₂ Q ₁ \ Q ₀	0	1
00	0	1
01	0	1
11	φ	φ
10	0	0

T₁

Q ₂ Q ₁ \ Q ₀	0	1
00	1	1
01	1	1
11	φ	φ
10	1	1

T₀

Synchronous Modulo-6 UP Counter using T-FF:



$Q_2 Q_1 \backslash Q_0$	0	1
00	0	0
01	0	1
11	ϕ	ϕ
10	0	1

T₂

$Q_2 Q_1 \backslash Q_0$	0	1
00	0	1
01	0	1
11	ϕ	ϕ
10	0	0

$$T_1$$

$Q_2 \backslash Q_1 \backslash Q_0$	0	1
00	1	1
01	1	1
11	ϕ	ϕ
10	1	1

$$T_0$$

Modulo 6 Synchronous Counter using D-FF:

We require to count: 000 – 001 – 010 – 011 – 100 – 101 – 000 – 001 – 010

State Transition Table:

PS	NS	Q ₂ PS	Q ₁ PS	Q ₀ PS	Q ₂ NS	Q ₁ NS	Q ₀ NS	D ₂	D ₁	D ₀
000	001	0	0	0	0	0	1	0	0	1
001	010	0	0	1	0	1	0	0	1	0
010	011	0	1	0	0	1	1	0	1	1
011	100	0	1	1	1	0	0	1	0	0
100	101	1	0	0	1	0	1	1	0	1
101	000	1	0	1	0	0	0	0	0	0

Q ₂ Q ₁ \ Q ₀	0	1
00	1	0
01	1	0
11	φ	φ
10	1	0

$$D_0 = \overline{Q_0}$$

Q ₂ Q ₁ \ Q ₀	0	1
00	0	1
01	1	0
11	φ	φ
10	0	0

$$D_1 = Q_1 \overline{Q_0} + \overline{Q_2} \overline{Q_1} Q_0$$


φ. ↑ 3 i/p AND

Q ₂ Q ₁ \ Q ₀	0	1
00	0	0
01	0	1
11	φ	φ
10	1	0


$$D_2 = Q_2 \overline{Q_0} + Q_1 Q_0$$

Reduced?

Modulo 6 Synchronous Counter using D-FF:



$$D_0 = \overline{Q_0} \quad D_1 = Q_1 \overline{Q_0} + \overline{Q_2} \overline{Q_1} Q_0 \quad D_2 = Q_2 \overline{Q_0} + Q_1 Q_0$$



Programmable
3-bit counter

3 bit counter
programmable to
mod 5, 6, 7 or 8
3 bits.

Variable length 3-bit synchronous counter using DFF and Load:

Step 1: Design of a 3-bit synchronous counter using DFF

Load?
 Load 000
 100 ← Mod 5
 101 ← Mod 6
 110 ← Mod 7
 111 ← Mod 8

PS	NS	Q ₂ PS	Q ₁ PS	Q ₀ PS	Q ₂ NS	Q ₁ NS	Q ₀ NS	D ₂	D ₁	D ₀
000	001	0	0	0	0	0	1	0	0	1
001	010	0	0	1	0	1	0	0	1	0
010	011	0	1	0	0	1	1	0	1	1
011	100	0	1	1	1	0	0	1	0	0
100	101	1	0	0	1	0	1	1	0	1
101	110	1	0	1	1	1	0	1	1	0
110	111	1	1	0	1	1	1	1	1	1
111	000	1	1	1	0	0	0	0	0	0

Q ₂ Q ₁ \ Q ₀	0	1
00	1	0
01	1	0
11	1	0
10	1	0

$$D_0 = \overline{Q_0}$$

Q ₂ Q ₁ \ Q ₀	0	1
00	0	1
01	1	0
11	1	0
10	0	1

$$D_1 = Q_1 \overline{Q_0} + \overline{Q_1} Q_0$$

$$= Q_1 \oplus Q_0$$

Q ₂ Q ₁ \ Q ₀	0	1
00	0	0
01	0	1
11	1	0
10	1	1

$$D_2 = Q_2 \overline{Q_1} + Q_2 \overline{Q_0} + \overline{Q_2} Q_1 Q_0$$

$$= Q_2 (\overline{Q_1} + \overline{Q_0}) + \overline{Q_2} Q_1 Q_0$$

$$= Q_2 \oplus Q_1 Q_0$$

Step 1: Design of a 3-bit synchronous counter using DFF

$$D_0 = \overline{Q_0}$$


$$D_1 = Q_1\overline{Q_0} + \overline{Q_1}Q_0$$

$$= Q_1 \oplus Q_0$$

$$D_2 = Q_2\overline{Q_1} + Q_2\overline{Q_0} + \overline{Q_2}Q_1Q_0$$


$$= Q_2(\overline{Q_1} + \overline{Q_0}) + \overline{Q_2}Q_1Q_0$$

$$= Q_2 \oplus Q_1Q_0$$




3 bit UP counter



Step 2: Synchronous Modulo-6 UP Counter with Load using D-FF:



$$\text{Load} = Q_2 \overline{Q_1} Q_0$$




Load	Count
$Q_2 \overline{Q_1} \overline{Q_0}$	Mod 5
$Q_2 \overline{Q_1} Q_0$	Mod 6
$Q_2 Q_1 \overline{Q_0}$	Mod 7
0 or $Q_2 Q_1 Q_0$	Mod 8





When Load = 0
 3-bit counter

HW


- Draw the timing diagram of the following circuit



Synchronous Counter



Ring Counter:



N-FF -> N Pattern generator

000 & 111 are forbidden
SR = 11 is forbidden

2N patterns with 3 FF


00
10
11
01
00

Realize this
Q₂ = Q₀

100 -> 110 -> 111 -> 011
6 patterns with 3 FF
100 -> 000 -> 001

Johnson Counter (Twisted Tail Ring Counter):

N -FF $\rightarrow 2N$ Pattern generator
Module 6 counter




	Q_2	Q_1	Q_0
\rightarrow	0	0	0
	1	0	0
	1	1	0
	1	1	1
	0	1	1
	0	0	1
	0	0	0
	1	0	0
	1	1	0

forbidden

Check what happens when FFs are initialised to **010 or 101 or 100**



ensured

Johnson Counter as Frequency Divider:



Q ₂	Q ₁	Q ₀
0	0	0
1	0	0
1	1	0
1	1	1
0	1	1
0	0	1
0	0	0
1	0	0
1	1	0
1	1	1
0	1	1
0	0	1
0	0	0
1	0	0
1	1	0
1	1	1

What Next...



Asynchronous

lower frequency

- Ripple counters have limitation of clock frequency. Synchronous counters do not have ^{a higher} that limitation.

a higher
that

 $K < 2^r$
$$K \neq 2^r$$

$\log_2 K \rightarrow$ not an integer \swarrow higher frequency

- Modulo-K counters with asynchronous preset/clear has glitch which may not be acceptable in some applications. One approach is to use D-FF with parallel load capability (Explore and get back in the next class) Load D

Load

D

- How to design circuits/counters with variable steps: 2 → 4 → 5 → 7 → 2

Design asynchronous counter with 11 loading
h variable steps: $2 \rightarrow 4 \rightarrow 5 \rightarrow 7 \rightarrow 2$

→ Monday

- How to design circuits which can generate any pattern?

2 → 4 → 5 → 7 →

110011100 pattern

- How to design circuits/counters for clock division other than power-of-two

power-of-two

- How to design frequency division circuit which can generate desired clock frequency with control over the duty cycle?

Frequency Division	Duty Cycle
Step	Continuous
0.1	0.11
0.12	

generate desired clock

'step' Continuous minimum step.

0.1 0.11 0.12 X