
•


Basic Functions Using Multiplexers:

Alternative:



Boolean Functions Using Multiplexers:

• $f(w, x, y, z) = \sum m(1,4,5,7,9,10,12,13)$ using 4:1 MUX and 2:1 MUX only



Boolean Circuits Using Multiplexers (HW)


• $f(w, x, y, z) = \sum m (1,4,5,7,9,12,13)$ using 8:1 MUX and logic gates only

- Design 1-bit full adder using 4:1 multiplexers
- Design a 2-input XNOR gate using 4:1 multiplexer
- Design a 2-input XNOR gate using 2:1 multiplexers

February 28, 2022 IIITD ECE 111 Section A

3:8 Decoder with Enable Using 2:4 Decoder: - 2 of these

Con	nol E	na -	EnWa	Enz	.EnW	12 J	W's	الهما الهما	er band	ing y Vis dec.	→1 equival <u>e</u> W _I No –	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
E_n	w_2	w_1	w_0	y_0	y_1	y_2	y_3	y_4	y_5		<i>y</i> ₇	
1	0	0	0	1	0	0	0	0	0	0	0	$w_0 y_2 = w_0 $ $w_0 $ $y_0 $
1	0	0	1	0	1	0	0	0	0	0	0	w_1 w_1 y_1 y_1
1	0	1	0	0	0	1	0	0	0	0	0	w_2 y_2 y_3 y_3 y_3
1	0	1	1	0	0	0	14	0	0	0	0	
1	1	0	0	0	0	0	0	1	0	0	0	En Enable is we way of your yay
1	1	0	1	0	0	0	0	0	1	0	0	$En \qquad w_0 \qquad y_0 \qquad y_4 \\ w_1 \qquad y_1 \qquad y_5 $
1	1	1	0	0	0	0	0	0	0	1	0	$y_2 - y_6$
1	1	1	1	0	0	0	0	0	0	0	1	$W_2 \in \mathbb{R}$ $W_3 = W_7$
0	ϕ	φ	φ	0	0	0	0	0	0	0	0	



Wy Wy Wooder to The X Th


Homework: 4:16 Decoder using 3:8 Decoder with Enable.

y₁₅


Points to note while Realizing Logic Functions with Decoders:

- A function, f, with a long list of minterms requires an OR gate with large number of inputs. A n-variable function with k minterms can be expressed in its complemented form with $(2^n k)$ minterms.
- If the number of minterms in a function with n-variables is greater than $2^n/2$ terms, then \bar{f} can be expressed with fewer minterms. In such a case it is more advantageous to use NOR gate to sum the minterms of \bar{f} . The output of the NOR gate will be \bar{f} .
 - If the Decoder was made with NAND gates with Active Low Enable and Active Low Output, the external gates used must be NAND gates to get the SOP form instead of the OR gate. A two-level NAND gate circuit implements the SOP function and is equivalent to a two-level AND-OR circuit.

Logic Realization with Decoders:



$$\bar{f}(A,B,C) = \sum_{m} m(2,5)$$




Choosing minterms for f


Choosing minterms for \bar{f}


Logic Realization with Decoders:

•
$$f(A,B) = \sum m(2,3)$$


The Decoder is always Enabled when output is to be used.







Active Low Output.



March 2, 2022

Demultiplexers:




A demultiplexer (also known as a demux or data distributor) is defined as a circuit that can distribute or deliver multiple outputs from a single input. The demultiplexer's output lines are 'n' in number, the select line number is 'm' and $n = 2^m$. The control signal or select input code decides the output line

This requires 4 wires/lines

This requires 1 MUX, 1 wire and 1 DMUX

Demultiplexers:



$$y_0 = \overline{w_1} \cdot \overline{w_0} \cdot I$$

$$y_1 = \overline{w_1} \cdot w_0 \cdot I$$

$$y_2 = w_1 \cdot \overline{w_0} \cdot I$$


$$y_3 = w_1 \cdot w_0 \cdot I$$

Truth Table

W_1	\mathbf{w}_0	У 0	У1	y ₂	у ₃
0	0	اد	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I

Decoder with Enable.

Realizing Demultiplexer using a Decoder:



$$y_0 = \overline{w_1} \cdot \overline{w_0} \cdot E_n$$

$$y_1 = \overline{w_1} \cdot w_0 \cdot E_n$$

$$y_2 = w_1 \cdot \overline{w_0} \cdot E_n$$


$$y_3 = w_1 \cdot w_0 \cdot E_n$$

$$y_0 = \overline{w_1} \cdot \overline{w_0} \cdot I$$

$$y_1 = \overline{w_1} \cdot w_0 \cdot I$$

$$y_2 = w_1 \cdot \overline{w_0} \cdot I$$

$$y_3 = w_1 \cdot w_0 \cdot I$$



$$y_0 = \overline{w_1} \cdot \overline{w_0} \cdot I$$

$$y_1 = \overline{w_1} \cdot w_0 \cdot I$$

$$y_2 = w_1 \cdot \overline{w_0} \cdot I$$

$$y_3 = w_1 \cdot w_0 \cdot I$$

HW

- Design full subtractor using 3:8 decoder
- Design full subtractor using 1:8 demultiplexer
- BCD to 7-segment decoder