CSE 112: Computer Organization (Section A)

Instructor: Sujay Deb

Lecture 3







Agenda



- What is Computer Architecture?
- Evolution of Computing Devices
- Moore's Law
- Architecture vs Organization

Abstractions in Modern Computing Systems

Application Algorithm **Programming Language Operating System/Virtual Machines** Instruction Set Architecture Microarchitecture Register-Transfer Level Gates Circuits **Devices Physics**

Application Requirements:

- Suggest how to improve architecture
- Provide revenue to fund development

Architecture provides feedback to guide application and technology research directions

Technology Constraints:

- Restrict what can be done efficiently
- New technologies make new arch possible

Moore's Law

1980

Intel 286



2011

Core i7 Extreme Edition

VISUALIZING PROGRESS



Now imagine that those 1.3 billion people could fit onstage in the original music hall. That's the scale of Moore's Law.

2000

Pentium III

1990

Courtesy:


1970

Intel 4004

http://www.intel.com/content/www/us/en/silicon-innovations/moores-law-technology.html

Sequential Processor Performance






From Hennessy and Patterson Ed. 5 Image Copyright © 2011, Elsevier Inc. All rights Reserved.


The era of Many-Core systems

- How to keep up with demands on computational power?
 - Can not scale clock frequency
 - Solution: Increase number of cores - parallelism
 - Mass Market production of Intel, AMD dual-core and quad-core CPUs
 - Custom Systems-on-Chip (SoCs)
 - Many Core chips from Tilera for networking, cloud computing and multimedia applications.




Adapteva's Epiphany





Intel 80 core processor



Single-chip Cloud Computer

'Number of cores will double every 18 months'

- Prof. A. Agarwal, MIT, founder of Tilera Corporation

The era of Many-Core systems



- We are at the early stage of Many-core Processor evolution
 - Many-core is going to be ubiquitous
 - o Immense possibilities:
 - Server-type performance on handheld devices



Architecture vs. Organization



"Architecture" / Instruction Set Architecture:

- Programmer visible state (Memory & Register)
- Operations (Instructions and how they work)
- Execution Semantics (interrupts)
- Input/Output
- Data Types/Sizes

Microarchitecture/ Organization:

- Tradeoffs on how to implement ISA for some metric (Speed, Energy, Cost)
- Examples: Pipeline depth, number of pipelines, cache size, silicon area, peak power, execution ordering, bus widths, ALU widths

Same Architecture Different Microarchitecture



AMD Phenom X4

- X86 Instruction Set
- Quad Core
- 125W
- Decode 3 Instructions/Cycle/Core
- 64KB L1 I Cache, 64KB L1 D Cache
- 512KB L2 Cache
- Out-of-order
- 2.6GHz




Image Credit: AMD

Intel Atom

- X86 Instruction Set
- Single Core
- 2W
- Decode 2 Instructions/Cycle/Core
- 32KB L1 I Cache, 24KB L1 D Cache
- 512KB L2 Cache
- In-order
- 1.6GHz




Image Credit: Intel

Different Architecture Different Microarchitecture



AMD Phenom X4

- X86 Instruction Set
- Quad Core
- 125W
- Decode 3 Instructions/Cycle/Core
- 64KB L1 I Cache, 64KB L1 D Cache
- 512KB L2 Cache
- Out-of-order
- 2.6GHz




Image Credit: AMD

IBM POWER7

- Power Instruction Set
- Eight Core
- 200W
- Decode 6 Instructions/Cycle/Core
- 32KB L1 I Cache, 32KB L1 D Cache
- 256KB L2 Cache
- Out-of-order
- 4.25GHz




Image Credit: IBM

Courtesy of International Business Machines Corporation, © International Business Machines Corporation.

Recap



- What is Computer Architecture?
- Evolution of Computing Devices
- Moore's Law
- Architecture vs Organization