




Similarly realize T-FF using D-FF and D-FF using T-FF

Shift Register (SISO):







3-Bit Unsigned Binary UP Counter with Clear:




3-Bit Unsigned Binary Down Counter with Preset:



Binary Counter with Clear and Preset - Count length not a power of 2:



Binary Counter with Clear and Preset:



HW:

Design the counter with sequence as 4-5-6-7-8-9-4.... Using active low clear and active low preset

Assume that you have an oscillator which provides clock signal with frequency 8 Hz.) Design modulo-6 counter which increments its output count every J 142. 7

second.

period -> 1 sou

3. Decade BCD counter.

March 23, 2022

Definition of some important characteristics with Digital Circuits:

