




Racing in D- Latch:



J-K FF Using D-FF



J	K	Q_n	$\overline{Q_n}$
0	0	Q_{n-1}	$\overline{Q_{n-1}}$
0	1	0	1
1	0	1	0
1	1	$\overline{Q_{n-1}}$	Q_{n-1}



Truth Table Characteristics equipment of JK FF

Qn = J Qn-1 + K Qn-1

_			
J —	Combinational	Q -	-
Κ	Circuit	_	

J	K	D
0	0	Q_{n-1}
0	1	0
1	0	1
1	1	$\overline{Q_{n-1}}$

 $D = f(J, K, Q_{n-1}, Q_{n-1})$

\ Q_{ii}	1		
JK	0	1 \	
00	0	1	
01	0	0	
11	1	0	
10	1	1	
		1	ı

In today's tear.

CMOS we deright

we will design

we will design

we will design

we will design

$$\Delta \rightarrow 0$$

$$D = J\overline{Q_{n-1}} + \overline{K}Q_{n-1}$$

Similarly realize T-FF using D-FF and D-FF using T-FF


Preset and Clear:




- Active low clear
- Active high clear
- Active low preset
- Active high preset

Synchronous vs Asynchronous Clear for a +ve Edge Triggered FF (Timing Diagram) +ve edge triggered — then preset and in +ve edge


(Timing Diagram)



Synchronous vs Asynchronous Preset for a +ve Edge Triggered FF (Timing Diagram)



D-FF with Synchronous Clear and Preset:




Active low clear $\rightarrow D = clr \, AND \, D_{in}$


Active high clear $\rightarrow D = \overline{clr} \ AND \ D_{in}$

Active high preset $\rightarrow D = pst \ OR \ D_{in}$


Active low preset $\rightarrow D = \overline{pst} \ OR \ D_{in}$



D-FF with Asynchronous Active Low Clear and Active Low Preset:



March 21, 2022




- Consists of N D-FFs
- Clear (clr) is asynchronous. It can be synchronous as well.
- When load is 1, inputs are stored in the D-FFs at the next positive clock edge. When load is zero, inputs are ignored and FFs retain their values. memory
 - FF outputs are available in parallel. 🗸
 - Parallel in parallel out

 Register

March 21, 2022 IIITD ECE 111 Section A 11

Registers:



- No Memory state 1 there is no Load control
- At each clock edge, input values are loaded into the FFs.
- Load input is missing

