


Clock Skew t_{skew}:




The clock to FF1 goes high at time t_1 whereas that for FF2 goes high at time t_2 , we then say that there is a clock skew of $t_{skew} = t_2 - t_1$ between FF1 and FF2.


Clock Distribution Tree:








- This equation ensures that if the output of launching FF changes, this will make it to capturing FF before set-up time of the capturing FF.
- It also puts a limit on the minimum value of clock period and hence, maximum value of clock frequency hence the speed at which the circuit can operate.




- At t₂, launching FF loads X₃ while capturing FF loads Y₂ which corresponds to input X₂.
- Will it be possible for capturing FF to load Y₃ which corresponds to X₃ at t₂?
- This may happen if Y₃ reaches early enough to capturing FF.




• For instance, if $t_{clk-out}$ and t_{pmax} are zero, then Y_2 may change to Y_3 during hold time of the capturing FF leading to unstable output.

• To avoid this: $t_{clk-out} + t_{pmin} \ge th_{old} + t_{skew}$ Condition 2





Homework:




- Assuming the clock edge arrives at 10 ns, minimum and maximum propagation delay of the combinational circuit is 3ns and 1ns, setup time of FF is 2ns and hold time of the FF is 1ns, find out the time during which input x should be stable for stable output Q corresponding to current value of X? Tomorrow's dans
- What if t_{skew} is 1ns?


Ripple Counters:








FF Delay → Ripple or Asynchronous Binary DOWN Counters:



Synchronous Binary DOWN Counter:



We require to count:

111 - 110 - 101 - 100 - 011 - 010 - 001 - 000 - 111

State Transition Table:

PS -- Present State (Q_{n-1}); NS -- Next State (Q_n)

State Transition

Excitation Table

(Excitation)

					-					
PS	NS	Q ₂ PS	Q ₁ PS	Q ₀ PS	Q ₂ NS	Q ₁ NS	Q ₀ NS	T ₂	T ₁	T_0
111	110	1	1	1.	1	~1	0	0	0	1
110	101	1	1	0	1	0	1	0	1	1
101	100	1	0	1	1	0	0	0	0	1
100	011	1	0	0	0	1	1	1	1	1
011	010	0	1	1	0	1	0	0	0	1
010	001	0	1	0	0	0	1	0	1	1
001	000	0	0	1	0	0	0	0	0	1
000	111	0	0	0	1	1	1	1	1	1

	,		Q ₂	/		Q_1	. 1		Q_0	1
PS	NS	PS	NS	T ₂	PS	NS	Τ _γ	PS	NS	T ₀
111	110	1	·1	.0.	1	1	0	1	0	1
110	101	1	1	0	1	0	1	0	1	1
101	100	1	1	0	0	0	0	1	0	1
100	011	1	0	1	0	1	1	0	1	1
011	010	0	0	0	1	1	0	1	0	1
010	001	0	0	0	1	0	1	0	1	1
001	000	0	0	0	0	0	0	1	0	1
000	111	0	1	1	0	1	1	0	1	1

13

Transition Table

willed


We require to count: 111 - 110 - 101 - 100 - 011 - 010 - 001 - 000 - 111

State Transition Table: PS -- Present State (Q_{n-1}); NS - Next State (Q_n)


Kernaugh Map Q₂, Q₁, Q₂ T₂, T₂, T₃, T₃

PS	NS	Q ₂ PS	Q ₁ PS	Q ₀ PS	Q ₂ NS	Q ₁ NS	Q ₀ NS	T ₂	T ₁	T ₀
111	110	1.	1.	.1	1	1	0	0	0	1
110	101	1	1	0	1	0	1	0	1	1
101	100	1	0	1	1	0	0	0	0	1
100	011	1	0	0	0	1	1	1	1	1
011	010	0	1	1	0	1	0	0	0	1
010	001	0	1	0	0	0	1	0	1	1
001	000	0	0	1	0	0	0	0	0	1
000	111	0	0	0	1	1	1	1	1	1


Kennauga Map Qz, Q, Qo F. Tz, T, To



Synchronous Binary DOWN Counter:



Synchronous Binary DOWN Counter with Memory:



HW

Design 3-bit synchronous binary up counter

Design a 3-bit synchronous up/down counter and or must be add or must be add on the land.

odder Ur wink 0 to 6

Downlainly 5 to 0

Thursday's Jan