

Quiz → "Last Tutorial before Quiz"  
most after Holi → 16th → 18 & 19  
definitely by March 31, 2022  
all of you are in Delhi

To help the class prepare better for end-semester examination and to help in evaluation, we have decided to hold a quiz every Saturday, starting March 5, 2022. Thus, we will have a quiz between 10:00AM and 10:20AM on March 5, 12, 19 and 26 and April 2, 2022. The last quiz on April 2, 2022 will be held in-person/off-line. If all of you are available on campus or in Delhi earlier, we will prefer to hold some of the other four quizzes also off-line.

proctored quiz

delays

feedback from experience

# HW Practice

- Exercise
- Outputs of 3:8 decoder are connected in order to the respective inputs of 8:1 multiplexers. Decoder inputs are denoted by a,b,c and multiplexer select lines are denoted by d,e,f. Implement this function using any 5 2-input gates (AND, OR, NAND, NOR, XOR, XNOR)

difficulty  
none  
Monday

Basic  
SOP  
POS

NOT  
Universal

XOR  $\leftarrow A\bar{B} + \bar{A}B$   
XNOR  $\leftarrow \bar{A}\bar{B} + AB$   
 $(A+B) \cdot (A+B)$

# Encoder:

Coding

JPEG MP2  
MP4  
 $m < n$

- A n-to-m-line encoder is a combinational circuit that converts information from  $n$  input lines to a minimum of  $m = \lceil \log_2 n \rceil$  output lines.

## 4:2 Encoders:

$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

table

Decoder  
had anyone  
as high  
the 2 outputs

$w_3 w_2$	$w_1 w_0$		
$\phi$	0	$\phi$	0
1	$\phi$	$\phi$	$\phi$
$\phi$	$\phi$	$\phi$	$\phi$
1	$\phi$	$\phi$	$\phi$


$$y_1 = w_3 + w_2$$

$w_3 w_2$	$w_1 w_0$		
$\phi$	0	$\phi$	1
0	$\phi$	$\phi$	$\phi$
$\phi$	$\phi$	$\phi$	$\phi$
1	$\phi$	$\phi$	$\phi$

$$y_0 = w_3 + w_1$$


binary code

Hexadecimal  
decimal  
octal  
 $2^n$   
inputs



Binary output

all my  
operations  
are in  
binary




## 8:3 Octal - Binary Encoder:

$W_7$	$W_6$	$W_5$	$W_4$	$W_3$	$W_2$	$W_1$	$W_0$		$Y_2$	$Y_1$	$Y_0$
1	0	0	0	0	0	0	0		0	0	0
0	1	0	0	0	0	0	0		0	0	1
0	0	1	0	0	0	0	0		0	1	0
0	0	0	1	0	0	0	0		0	1	1
0	0	0	0	1	0	0	0		1	0	0
0	0	0	0	0	1	0	0		1	0	1
0	0	0	0	0	0	1	0		1	1	0
0	0	0	0	0	0	0	1		1	1	1

# 10:4 Decimal-Binary Encoder:

$$m = \lceil \log_2 10 \rceil = \underline{\underline{4}}$$

d <sub>9</sub>	d <sub>8</sub>	d <sub>7</sub>	d <sub>6</sub>	d <sub>5</sub>	d <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	BCD D C B A			
0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	0	1	0	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	0	0	0	1	0	1
0	0	0	1	0	0	0	0	0	0	0	1	1	0
0	0	1	0	0	0	0	0	0	0	0	1	1	1
0	1	0	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	0	0	0	1	0	0	1



# Encoders (Issues):


$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$	
0	0	0	1	0	0	do not minimize
0	0	1	0	0	1	
0	1	0	0	1	0	
1	0	0	0	1	1	
0	0	0	0	0	0	Avoid this
0	0	1	1	0	1	

*that exists*

*12 d.c. comb.*

$$y_0 = w_1 + w_3$$

$$y_1 = w_2 + w_3$$



# Priority Encoders:

Quaternary to Binary  $w_3, w_2, w_1, w_0$  (MSB to LSB)

$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$	$z$
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	$\phi$	0	1	1
0	1	$\phi$	$\phi$	1	0	1
1	$\phi$	$\phi$	$\phi$	1	1	1

Output Valid -  $z$

essential (0 1)

not available (inaccessible) for slides down

enabler or isolator

2 Ternary  
3 Quaternary  
4 Octal  
...  
8 Octal

selectively choosing dc

$z = w_3 + w_2 + w_1 + w_0$

$y_1 = w_3 + w_2$

$y_0 = w_3 + \overline{w_2}w_1$


$y_1 =$  (Logic Diagram: OR gate with inputs  $w_1, w_3$  and output  $z$ )

H.W: Design an Octal-Binary priority Encoder.



# THREE STATE GATE or TRISTATED GATE:

Advantages




Normal Input A  $\rightarrow$  Inverter  $\rightarrow$  Output Y. If  $C = 1 \rightarrow Y = \bar{A}$

Control Input C  $\rightarrow$  Gate. If  $C = 0 \rightarrow$  Output in High Impedance state.

The third state is a *high-impedance* state in which (1) the logic behaves as an open circuit, which means that the output appears to be disconnected, (2) the circuit has no logic significance, and (3) the circuit connected to the output of the three-state gate is not affected by the inputs to the gate.

- The high-impedance state of a three-state gate provides a special feature not available in other gates. Because of this feature, many three-state gate outputs can be connected using wires to form a common line without endangering loading effects.



# Three State Buffer:

