

## Binary Counter with Clear and Preset:




 $clr0 = clr2 = pst1 = Q_2 \cdot Q_1 \cdot Q_0$ ; clr1 = pst0 = pst2 = 0

#### Synchronous Modulo-6 UP Counter using T-FF:




#### Frequency Division by 3:








### Frequency Division by 3 with Duty Cycle 50%: Alternative




## Frequency Division by 3 with Duty Cycle 50%:












### Frequency and Phase:




## Frequency, Phase and Duty Cycle:




#### Frequency Division by 5:



## Frequency Division by 5 with 50% duty cycle:



#### Frequency Division by 5:



$Q_2$	$Q_1$	$Q_0$
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0

Desired Duty cycle: 20% -> Use Q<sub>2</sub>

Desired Duty cycle: 40% -> Use Q<sub>1</sub>

• Desired Duty cycle: 60% -> Use Q<sub>1</sub> + Q<sub>2</sub>


Desired Duty cycle: 50% -> Use Q<sub>1</sub> from +ve edge triggered
DFF ORed with Q<sub>1</sub> from -ve edge triggered D-FF

Desired Duty cycle: 30% -> Use Q<sub>2</sub> from +ve edge triggered
DFF ORed with Q<sub>2</sub> from -ve edge triggered D-FF


• Desired Duty cycle: 80% -> Use  $Q_2 + Q_1 + Q_0$ 

Minimum Duty cycle: 20% with resolution of 10%

Phase resolution: 360/2 = 36 degree



# Frequency Division by 3 (HW):



# Homework

• Design the circuit which divides the input clock by 7 or 9 or 11, you can use the same approach.

March 31, 2022 IIITD ECE111 Section A 15

## Characteristics Equation of Various Flip Flops:

Show of the sound of the sound

Device Type	Characteristic Equation
S-R Latch	$Q_n = S + \bar{R}Q_{n-1}$
D Latch	$Q_n = D$
Edge-Triggered D flip-flop	$Q_n = D$
D flip-flop with enable	$Q_n = En \cdot D + Q_{n-1}$
Master Slave S-R flip-flop	$Q_n = S + \bar{R}Q_{n-1}$
Master Slave J-K flip-flop	$Q_n = J \cdot \overline{Q_{n-1}} + \overline{K}Q_{n-1}$
Edge Triggered J-K flip-flop	$Q_n = J \cdot \overline{Q_{n-1}} + \overline{K}Q_{n-1}$
T flip-flop	$Q_n = \overline{Q_{n-1}}$
T flip-flop with enable	$Q_n = En \cdot \overline{Q_{n-1}} + \overline{En}Q_{n-1}$

I wontold for the hour on the Kime Kime