deleder output

Les words

yo = W. Wo. En tor En = les emalle

yo = W. Wo. En tor En = les emalle

autic les emalle

yo = W. Wo. En tor En = les emalle

autic les emalle

yo = W. Wo. En tor En = les emalle

autic les emalle

yo = W. Wo. En tor En = les emalle

autic les emalle

you = W. Wo. En tor En = les emalle

autic les emalle

out to emalle

yo = W. Wo. En tor En = les emalle

autic les emalle

out to emalle

yo = W. Wo. En tor En = les emalle

autic les emalle

out to emalle

To help the class prepare better for end-semester

examination and to help in evaluation, we have decided to hold a quiz every Saturday, starting March 5, 2022. Thus, we will have a guiz between 10:00AM and 10:20AM on March (5, 12, 19) and 26 and April 2, 2022. The last quiz on April 2, 2022 will be held in-person/off-line. If all of you are available on campus or in Delhi earlier, we will prefer to hold some of the other four feedback from Dexportience quizzes also off-line.

HW Practice

• Outputs of 3:8 decoder are connected in order to the respective inputs of 8:1 multiplexers. Decoder inputs are denoted by a,b,c and multiplexer select lines are denoted by d,e,f. Implement this function using any 5 2-input gates (AND, OR, NAND, NOR, XOR, XNOR).

March 03, 2022 IIITD ECE 111 Section A

Encoder:



• A n-to-m-line encoder is a combinational circuit that converts information from n input lines to a minimum of $m = \lceil log_2 n \rceil$ output lines.

<u>4:2 E</u>	nco	<u>der</u>	<u>s</u> :						1 Code 159	3 11-	-> M=2	7 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
	w_3	w_2	w_1	w_0	<i>y</i> ₁	<i>y</i> ₀		P.W.	$w_0 = \frac{1}{2}$	<u></u>		(Binar	y output
Kolde	0	0.	0 -	1· 0	0	0 4			w_1 —		$\neg \Gamma$	\rightarrow	y ₀	operations
Deleganien	0	1	0	0	1	0			<i>w</i> ₂ ———					binary
	\mathcal{N}_0	0	0	0	$\begin{vmatrix} 1 \\ w_1 v \end{vmatrix}$	1 v ₀			w_3			\rightarrow	y ₁	Bina.
$w_3 w_3 $ ϕ	0	φ	0	$W_3 V$	ϕ	0	φ	1	Jelimak					
1	. φ	φ	φ		0	φ	φ	φ	Setimel -		y_0	_	binart	
<u> ¢</u>	$\frac{\phi}{\phi}$	ϕ	ϕ ϕ		$\frac{\phi}{1}$	$\frac{\phi}{\phi}$	$\frac{\ \phi\ }{\phi}$	$\begin{array}{ c c c } \phi & & \\ \hline \phi & & \\ \end{array}$	$\begin{pmatrix} 2^n \\ \text{inputs} \end{pmatrix}$:	3	: }	n outputs	
<u> </u>	$v_1 = v$	v ₃ +	w_2	<u>-1</u>	<u></u>	$\frac{1}{0} = \nu$	$v_3 + $	w_1		$w_{2^{n}-1}$	y_{n-1}	<u>ل</u>	1	

8:3 Octal - Binary Encoder:

W_7	W_6	W_5	W_4	W_3	W_2	W_1	W_0	Y ₂	Y_1	\mathbf{Y}_{0}
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1


March 03, 2022 IIITD ECE 111 Section A 5

10:4 Decimal-Binary Encoder:

 $m = \lceil log_2 10 \rceil = \lceil 3.322 \rceil = 4$

BCD


										. /			Δ
d_9	d_8	d_7	d_6	d_5	d_4	d_3	d_2	d_1	d_0	D	С	В	A
0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	0	1	0	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	0	0	0	1	0	1
0	0	0	1	0	0	0	0	0	0	0	1	1	0
0	0	1	0	0	0	0	0	0	0	0	1	1	1
0	1	0	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	0	0	0	1	0	0	1




Encoders (Issues):


$$y_0 = w_1 + w_3$$

 $y_1 = w_2 + w_3$






Priority Encoders:



H.W: Design an Octal-Binary priority Encoder.

THREE STATE GATE or TRISTATED GATE:

inverter



Normal Input A

If
$$C = 1 \rightarrow Y = \bar{A}$$

Control Input C — Wigh with C = 0 — Output in High Impedance state.

The third state is a *high-impedance* state in which (1) the logic behaves as an open circuit, which means that the output appears to be disconnected, (2) the circuit has no logic significance, and (3) the circuit connected to the

output of the three-state gate is not affected by the inputs to the gate.

• The high-impedance state of a three-state gate provides a special feature not available in other gates. Because of this feature, many three-state gate outputs can be connected using wires to form a common line without endangering loading effects.

March 03, 2022

9

