


Figure 1a



What if finite delay?

min. width of R or S

Quiz part of lecture.

Self learning

25%

Lap top

3.4 GHz

1.6 x

4.5 GHz

$$\frac{1}{4.5} \times 10^{-9} \text{ sec}$$


$$\frac{1}{3.4} \times 10^{-9} \text{ sec}$$

$$0.3 \times 10^{-9} \text{ sec}$$




$$0.3 \text{ ns}$$

$$0.26$$

Shift Register (SISO)





MHS



Shift Register (SISO):


Right shift Register






Shift Register (SISO, PISO, PIPO, SIPO, Shift Right)

Universal Shift Register:







Universal Shift Register (HW):





- Design serial n-bit adder using 1-bit adder and shift registers (Page no. 259-263 - Morris Mano)

Frequency Divider


$T_{FF} \rightarrow$



111 → 7





3-Bit Unsigned Binary Down Counter



3-Bit Unsigned Binary UP Counter

Is this obvious



3-Bit Unsigned Binary UP Counter with Clear:

