LOGIC DESIGN

$$A + AB = A$$

$$A + \overline{A}B = (A + B)$$

$$\overline{AB} = \overline{A} + \overline{B}$$

$$\overline{A+B} = \overline{A}\overline{B}$$

Half Added

$$A \longrightarrow D \longrightarrow S$$

FUM Added

K- Maps

ABC 00 01 10 11

essential prime implicants

* pair in powers of 2

() at least one element is not common.

7 d = don't care, dummy


Parallel Adder / Ripple Carry Adder RCA

-> n-bit Add"

- s variable 119 size
- -> Area of design = n A FA -> Delay of design
- Delay T= (n-1) To + Ts > Delay of producing final sum.

Delay of carry

being rippled through Previous stages



$$S = S_3 S_2 S_4 S_6$$

$$C_{\text{out}} = C_4$$

Carry Look Ahead Adders CLA

$$C_{i+1} = \alpha_i b_i + (\alpha_i \oplus b_i) c_i = G_i \oplus P_i C_i$$
 $G_i = \alpha_i b_i$


 $S_i = \alpha_i \oplus b_i \oplus c_i = \rho_i \oplus c_i$

Pi= ai (+) bi

Adv

Disady.

-> Can pre calculate carry's. -> As n increases, Complexity increases. Hence faster than RCA only 4 bit CLA available



Binary Coded Decimal Adder

- > Adds two binary number
- -> Each digit is represented in a 4 bit number


eg: 529 = 5 2 a = 0101 0010 1001

-> Adds each digit (2+9 etc). If sum enceeds 9, then add 6 more ie carry = 1 to shift.


a digit is represent as
$$S_3 S_2 S_1 S_0$$
 if $S_3 S_1 = 1$ invalid of $S_3 S_2 = 1$ $S_3 S_2 = 1$

53 -

invalid OlP detector



for 1 digit




for 2 digit BCD Adder

Digital Transmission (Encoder Decoder)

Encoder (2":n)

Decoder (n. 2^r)




2: 4 Decoder io
$$\rightarrow$$
 $\begin{pmatrix} d_0 \\ d_1 \\ d_2 \\ d_3 \end{pmatrix}$ $\begin{pmatrix} d_0 \\ d_1 \\ d_2 \\ d_3 \end{pmatrix}$ $\begin{pmatrix} enable \end{pmatrix}$

e=0 decoder circuit is off decoder circuit in on.







2 bit 1/P

Priority Encoder

- -> Each port assigned a priority
- -> Standard priority: P3 > P2 > D, > D0

$$A_{0} = \overline{P_{3}} \overline{P_{2}} P_{1} + P_{3}$$

$$A_{1} = \overline{P_{3}} P_{2} + P_{3} = P_{3} + P_{2}$$

$$V = P_{3} + P_{2} + P_{1} + P_{0}$$



X = don't care


Applications:


- -> fiber optics: encoded at one end, decoded at other
- -> computer recieves signals from many devices. The encoder has an inbuilt priority for requests from these devices, and depending on priority, it processes the request.

interrupt: computer currently working on a tasks leaves it for higher priority task

Multiplexer (Mux)

-> Digital circuit with 2" input lines & 1 01P






Y= A S, S, + B S, S, + C S, S, + D S, S,

primary inputs. A, B, C, D, S,, S.

Lo come directly from user of not some component



Multiplexer is used when there are resource constraints over system is having too much overhead.

Tri-State Buffer (TSB)


$$\rightarrow$$
 1 ||P | 1 o|P | 1 control line (e) (x) (f)

Z = high impedance (open circuit) X = don't care (conflict) u = uninitialised 1/P values

1 0 0

: 0,1,2,x,u > States

Symbols of Tsi3:



$$x \longrightarrow f$$



Active High Non Inverted TSB Active High Inverted TSB

Active Low Non Inverted TSB

Inverted TSB

(mostly used)

Parity Generator Function

0,,,,,	0101	C (30) - (
Γ _A	B	С	OIP P
0	0	0	1
0	0	1	0
0	١	0	O
0	1	1	1
1	0	0	0
1	0	1	1
1	1	O	1
,]	1	Ι,	0

7 -> code word Adding parity bit to code word, such that

the code words has odd number of 1's.


$$P(A_1B_1C) = \sum_{m} (o_13, f_1, 6)$$

= A (+) B (+) C

This is used in bit flip detection but not rectification during transmission. It can only detect a single bit flip not multiple

Odd Parity Generator

data word



Checks the 4-bit codeword, to check for odd number of 1's

if odd # 1's PEC=0

if even # 1's PEC =1

PEC= 2m (0,3,5,6,9,10,12,15)

= A + B + C + ?

SEU > We send an extra bit to realise if bit flip occurred during transmission.

Orant hist diseaset rectify. Can't detect multiple bit flips

Detects but doesn't rectify. Can't detect multiple bit flips

BCD to XS-3 Convertor

1/4	TA	B	c	D	E3	E2	£,	Eo
0	0	0	0	0	0	0	1	0 (1
1	0	0	0	1	0	100	0	
2	0	0	1	0	0	1	0	-1 15
3	0	0	١	1	0	1)	0 (6)
4	0	1	0	0	. 0	1	1 -	.1. (7
5	0	1	0	1	- 1	0	0	0 (8
6	0	1	1	0	1	0	0	1 (9
7	0	1	1	1	1	0	1	0 (1
8	10	0	0	0	. 1	0	1	1 (
a	1	0	0	1	١	1	0	0 (

$$E_3 = \sum_{m} (5, 6, 7, 8, 9)$$
 Application

$$E_1 = \sum_{m} (0,3,4,7,8)$$


 $E_0 = \sum_{m} (0,2,4,6,8)$

Implementation of Boolean function using Mux

NOZ

2) Implementing

MOX



3) Invertor

Shanon's Expression

$$F = \chi F_{\chi} + \bar{\chi} \bar{F}_{\chi}$$

$$F_{x}$$
 = +ve sharon factor @ $x = 1$
 \overline{F}_{x} = -ve sharon factor @ $x = 0$

Uge	Shannan's	expension	will A.	
F.	A (BIC)+	ec		
	A (Bic) 1	(1192) BC		
	D(BICIB			
	A (1B+	1 (+ 1 BC) + D'(OB	10C + 1 BC)
BACAR	- 17	8:-	~~	

<u>Ell</u> -	t = 0 E" + 0, L",	
	F= AA+A'H & G= B10	
	G - BGB + B'GB	10
	= B(1+c) + B'(0+c)	
	= B (1) + B'(c)	
	H: BC	
	H = B He + B' He' ::	1
	= B(1.c) 1B'(0.C)	
	= B(c) +B'(o)	
	1.11	
	دره ا	-6
_	1 10	_
	c-D	_
	0-9-10 A	

Comparator

Ei=
$$Ai \odot Bi$$
 = $AiBi + \overline{AiBi}$
 $Li = \overline{AiBi}$
 $Gi = \overline{AiBi}$


$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

$$\begin{split} E &= \left(A_3 \odot B_3 \right) \left(A_2 \odot B_2 \right) \left(A_1 \odot B_1 \right) \left(A_0 \odot B_0 \right) \\ \mathcal{L} &= \overline{A_3} B_3 + \left(A_3 \odot B_3 \right) \overline{A_2} B_2 + \left(A_3 \odot B_3 \right) \left(A_2 \odot B_2 \right) \overline{A_1} B_1 + \left(A_3 \odot B_3 \right) \left(A_2 \odot B_3 \right) \left(A_1 \odot B_1 \right) \overline{A_0} B_0 \end{split}$$

$$G = A_3 \overline{B_3} + (A_3 \overline{O}B_3) A_2 \overline{B_2} + (A_3 \overline{O}B_3) (A_2 \overline{O}B_2) A_1 \overline{B_1} + (A_3 \overline{O}B_3) (A_2 \overline{O}B_2) (A_1 \overline{O}B_1) A_0 \overline{B_0}$$


Arithematic Logic Unit (ALU)





Controller generates the op-code to synchronize ALU

Datapath -> internal mech of ALU, responsible for all computations.

Controller is responsible for providing timming info ie at what time which signals are activated/deactivated.







Hamming Code

for a 4-bit data word, we have 3 parity bits. .. total 7 bit codeword

1 2 3 4 5 6 7 parity bits = 2^{i} position (=0,1,2...

P₁ P₂ D₁ P₃ D₂ D₃ D₄ rest is data word bit.

Procedure:

- 1) Marok all bits with position 2 as paroity bits
- 2) Mark all remaining position as data word bits
- 3) Each parity bit calc parity of some bits

Position 1 P1 = Check 1 bit, skip 1 - bit, Check 1 - bit, skip 1 bit....

Position 2 P2 = Check 2 bit, skip 2 - bit, Check 2 - bit, skip 2 bit....

Position 4 P4 = Check 4 bit, skip 4 - bit, Check 4 - bit, skip 4 bit....

Position 8 P8 = Check 8 bit, skip 8 - bit, Check 8 - bit, skip 8 bit....

Starting at Pi of the Codeword.

4) Set the parity bit to 1 if there are odd # of 4 (generate even parity)

This is how we create the hamming code for generating

Now for detecting, check in reverse order, I create new parity bits. & combine them to defect the flipped position.

transmitted C.W. = 011100101010 recieved C.W. = 011100101110

at Pio Cooruption

Check for even pasity at 8,9,10,11 fails due to ODD #1 $x_1=1$

Check for even parity at 4,5,6,7,12 passes due to EVEN#1 22=0

Check for even parity at 2,3,6,7,11 fails due to ODD #1 x3=0

1,3,5,7,11 Check for even parity at passes due to EVEN#1 264=0


: cossupted bit = 21,222324 = 1010 = 10 binary decimal

VHOL: VHSIC Hardware Description Language VHSIC: Very High Speed Integrated Circuit.

Mode: IN- specifying that signal is on input COT- specifying signal is an outpert INOUT- specifying signal is both i/p & o/p. Bullen -

ENTITY ANDLIS Post (x: IN std-logic; y: IN std-logic; end ANDZ; architecture name Begin Parking name FEX ANDY; end AND2.

Liberary IEEE; USE JEEE 18th-logic - 11640All; USE IEEE numeric std o'All; USE IEEE Std- logic asith. All;



		1		En	
50	S.	y		: 1	1- 1
0	0	工。		T. 2:1	1 th
0	1	Ţ,		J,- MUX	•
	Ó	Ia		SI	- Ny
	1 -	-J2		1	
				J_ 2:1	
		12	(4)	Iz MUX	
		2		1	

Qued	1(A, B, C, D) = 51m (0, 4, 6, 3, 9, 10, 11, 12, 15)
	Implement the boolean function using S: 1 MUX
	, , ,
→	, 0—
- 1	3-1-0
	5-
	1-
	D-
	1_
	5-
	Sl, sl, sl
	O R C

- \triangleright A digital circuit can be implemented :
- (1) as an application specific integrated circuit (ASIC)
- (2) on a programmable device like field programmable gate array (FPGA)
- ➤ A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing hence the term field-programmable.
- ➤ A configurable logic block (CLB) is the basic repeating logic resource on an FPGA. When linked together by routing resources, the components in CLBs execute complex logic functions, implement memory functions, and synchronize code on the FPGA.
- CLBs contain smaller components, including flip-flops, lookup tables (LUTs), and multiplexers.

Synthesis is used to create a netlist from HDL (e.g. VHDL or Verilog). In electronic design, a netlist is a description of the connectivity of an electronic circuit.

A bitstream is a file that contains the configuration information for an FPGA. It is also known as a bit file or programming file because by streaming it to the FPGAs configuration port, we can program the FPGA. The bitstream is a binary format, although sometimes it's stored as a human-readable hex file.

The **behavioral simulation** is performed at RTL-level. It is typically performed to verify code syntax, and to confirm that the code is functioning as intended.

Functional and timing simulations are performed post-synthesis or post-implementation. After synthesis or implementation, RTL is transformed to structural netlist, in which the lowest level of hierarchy consists of primitives and macro primitives.

Different models of architecture

Behavioural model Data flow model Structural model

Behavioural model
 Describes how the output is derived from the inputs using structured statements. Behavioral modelling executes statements sequentially. They are written inside a process statement. Statements like if-else, switch case, loops are part of behavioral modelling. Although we never use looping statements while programming hardware as it is difficult to implement on board.


 Data (Day model)

-> Data flow model
-> Describes how the data flows from the inputs to the output most often using NOT, AND and OR operations.

Ex: y <= a & b;
Statements are executed concurrently.

Structural model
Structural modelling uses logic diagrams. The concept is similar to functions. Here we create components of each logic gate which is used multiple times in the code.

The 4-bit, binary-to-gray code converter



The gray-to-binary code converter circuit

