

13 April 2024 01:32 AM


SR LATCH






Level sensitive






FLIP FLOP

Edge sensitive




CIL	5	R	A A
0	X	X	Henry
1	0	٥	Hemoy
1	0	1	0 1
i	1_	0	\ T 0
1	L	T) Wet used







D FLIP FLOP




CIL	D	Qn+I
0	×	a _n
1	0	6
1	1	L

Only to store data we use this FF





JK FLIP FLOP



Start initially with Q=0


ruth T	able :		
CIK	J	K	Qnti
0	×	×	an 7
1	0	0	an memory
1	0	1	0
1	1	0	1
1	1	1	Qn (toggle)
	Ja		

Eh. Table:-							
Qn	J	Ķ	Qn+1				
0	0	0	0				
0	٥	1	6				
O	1	۵	1				
0	1	1	_ 1_				
- L	0	٥	1				
1	0	1	0				
Ĺ		o 1	1				
7		<u>1</u> 1	Ō				

Excitation table:								
_	Qn	Qnq	1	K				
	0	0	0	×				
	0	1	1	X				
	T	0	X	1				
	7	_ 1	X	0				

J = Qn+1

Qny = QnJ + Qn. K



Unstable diff than toggle

Delay > T/2


Toggling is controlled

Conditions to orange Racing:
i) T/2 < produlog of ff

ii) edge troff


master - Elave

Master slave is same as neg edge trig






Glitches = sudden change in the output signal



There are no glitches in slave that why we use master slave FF Master slave output is same as the neg edge output

T Flip Flop - Toggle




T-T. for	T ff -
CIK T	Onti
0 ×	an (memory)
1 0	an (memory)
1	I an (tosting)

Ch Table:-					
Qn	Т	Onti			
0	0	0			
0	1	7			
1	O	1			
1	1	0			


Excitation Table;						
a,	antı	T				
0	0	0				
0	1	1				
L	0	1				
1	L	0				


ant = an DT

PRESET AND RESET




Prepet	Clear	9n	
0	0	Wat rifeq	
0	1	\ 1	
£	0	0 0	
1	L	ff will perform normally	






Design Procedure for Clocked Sequential Circuits Step 1: A State diagram or timing diagram is given, which describes the behaviour of the circuit that is to be designed. Step 2: Obtain the state table. Step 3: The number of states can be reduced by state reduction method. Step 4: Do state assignment. (If required) Step 5: Determine the number of flip-flops required and assign letter symbols. Step 6: Decide the type of flip-flop to be used. Step 7: Derive the circuit excitation table from state table. Step 8: Obtain the expression for circuit output and flip flop input. Step 9: Implement the circuit.

Next stage as well as the output must be same for two states for them to be reduced




CIK T anti	1/a. /	Q .	* *	ov.s.	To to	tt.	4.	8
1 0 an 1 1 an	٥	Q.	0	0	0)	0	0	0
4	0	9	7	0	1	0	1	0
an any +	0	+	0	L	Ī	1	0 6	0
0 0 6	0	F	٢	0	۲	0	0	0
101	L	10	0		0, 0	0	0	
T= OND ONY	7	0	1	0		\a		0
1 = 0 nB	1	1	, 0		,			
	1	+		\ '	F		O	0




MEALY AND MOORE CIRCUITS


MOORE = Doesn't depend upon the input Diff is the way the output is calc

i) Moore Cht/ Moore state Mach = = of is the fun of P.S. only i) Mealy Cht/Glealy State Machine: - Off is the for of Pis- as well as i/P only in the way the off it generated




moore





MEALY




Mealy - no offtakes are lept

If same logic is applied

ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS


Write the equations for the inputs and outputs Then write the state table Then make the state diagram



A,	QB	×	Q'A	Q	В	
0	0	0	0	6	1	
0	0	1	0	0	6	
0	L	٥	1	1	0	
0	1	1	1	1	6	
L	0	0	6	O	1	
L	0	1		0		
£	L	0	1	Ф	0	
Į.	- L	1	1	P	1 1	

PATTERN DETECTOR

Considering OV



QA	Qp	Z		QA	Q.	Я
0	6	6	_	0	0	0
O	0	7		0	1	6
0	ı	σ		0	0	٥
٥	1	L		1	٥	٥
1	0	0		0	0	0
٦	D	£		1	ı	L
L	L	6		0	0	6
7	L	1		1	L	£


Synchronous Seq. Ckt.


- 1. These circuits are easy to design.
- 2. A clocked flip flop acts as memory element.
- 3. they are Slower.
- 4. The status of memory element is affected only at the active edge of clock, if input is changed.

Asynchronous Seq. Ckt.

- 1. These circuits are difficult to design.
- 2. An unclocked flip flop or time delay element is used as memory element
- 3. Faster as clock is not present
- 4. The status of memory element will change any time as soon as input is changed


COUNTERS






CIK	90	QA	
0	0	0	(0)
1	0	L	(1)
2	L	0	(2)
3	1	1	(3)

Asynchronous/Ripple Counter	Synchronous Counter
 Flip flops are connected in such a waythat the o/p of first flip flop drives the clock of next flip flop. 	There is no connection between o/p of first flip flop and clock of next flip flop.
2. Flip flops are not clocked simultaneously.	2. Flip flops are clocked simultaneously.
3. Circuit is simple for more number of states.	Circuit becomes complicated as number of states increases.
4. Speed is slow as clock is propagated through number of stages	4. Speed is high as clock is given at a same time.




3 BIT ASYNC COUNTER

No of states = 2^n




N bit = n FF


	v-					
•	1	0 —	70	٥	0	Ininally
		1	L	0	0	15+(1)
		ع	σ	L	٥	2nd (1)
States		3	L	1	0	314 (1)
2n = 23 = B		4	0	0	1	4th (1)
laximum www	170	5	L	6	1	3m (1)
2 -1 - 8-1		6		L	L	6h L)
- 7	ا لـ	0 -			1	Tu (7)
		6	0 0	C	0	8h (1)




3 BIT DOWN COUNTER



UPDOWN COUNTER






MODULUS COUNTER


>> 2-bit ripple counter is called MOD-4 or modulus 4 counter.
>> 3-bit ripple counter is called as MOD-8 counter.

1 -> 100 g m b

MOD number = 21


Modulus of counter = number of states





Decade (BCD) Ripple Counte IMPORTANT POINT'S: 1) Mégative edge triggered Q i clock Positive edge triggered Q i clock Do content Negative edge triggered G i clock Do content Positive edge triggered G i clock Do content Positive edge triggered G i clock Do content Do content Content







Mod 10 counter / BCD coutner


How to Design Synchronous Counters


- Step 1: Decide the number of flip flops.
- Que: Design 2-bit synchronous up counter


- Step 2: Excitation table of FF.
- Step 3: State diagram and circuit excitation table.
- Step 4: Obtain simplified equations using K' map.
- Step 5: Draw the logic diagram.













3 bit sync counter




3 bit updown sync counter



4 bit updown counter

RING COUNTER

Difference from register = output of the last FF is connected to the input of the first FF $\,$





ORI	CLK	Q.	Q,	Q ₂	Q_3
U	Х		0	0	0
1	ţ	0	T	0	0
1	ţ	0	0	ı	0
1	ţ	0	0	0	1
1	+	L	0	0	D
		1	1		



ORI = overidding inputs


Number of states = n





Johnson Counter

Better than the ring counter due to more number of states Number of states = 2n




CLR	CLK	Q.	Q,	Q ₂	Q ₃	
T	×	0	o	0	0	1
1	+	1	0	0	0	@
1	1	1	1	0	0	3
1	+	L	1	1	0	(4)
1	ļ.	L	1	7	1	(3)
1	1	0	1	1	1	6
1	ļ	0	0	1	1	3
1	ļ	0	0	0	1	
1	Ь	0	0	0	0	
Į.	ļ					

REGISTER


>> Flip Flop is 1-bit memory cell.

» To increase the storage capacity, we have to use group of flip-flop. This group of ff is known as REGISTER. » The n-bit register consist of "n" number of flip-flops and is capable of storing "n-bit" word.




Clock is applied to all directly

This can be a problem as the data stored will get changed as clock pulse changes




Hence load are applied




serial P FF3 FF2 FF1 FF0

1 0 1 1

parallel



Serail = temporal code Parallel = special code




Serial IN and Serial OUT

On input = 1111 The clock stores on rising edge


Beneficial for long distance transmission
Only one input line is required

Number of clock pulses required to store data = 4 But disadv is that we need 4 pulses to output the data as well

CIK	Q ₃	Q2	Q ₁	Q,
Initially	0	0	0	O
ţ	L	0	0	0
+	1	L	0	D
1	1	1	L	0
1	L	1	1	T




Serial IN and Parallel OUT



4 clock pulses to store the data 1 clock pulse to output the data

Parallel IN and Parallel OUT




Input the number before clocks falling edge and then make clock =0 This stores the data
Output is given parallely

1 clock pulse to store the data

Storage register / buffer regsiter




Buffer Input in = output out







BIDIRECTIONAL SHIFT REGISTER



M=1 Shift sight of M=0 Shift refi



All SISO SIPO PIPO PISO are possible in this , hence universal $% \left(1\right) =\left(1\right) \left(1$





FSM = fininte state machine

Flip flop are edge sensitive while lathes are level sensitive




Fig-1: Freq Division Counter