



SR LATCH

Level sensitive




S	R	Q	Q̄
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	Memory	

S	R	Q	Q̄
0	0	Memory (as before)	
0	1	0	1
1	0	1	0
1	1	Not used	

FLIP FLOP

Edge sensitive



clk	S	R	Q	Q̄
0	X	X	Memory	
1	0	0	Memory	
1	0	1	0	1
1	1	0	1	0
1	1	1	Not used	

Characteristic Table :-

Clock = 1


$N.S. = P.S.$

Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Excitation table:-

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

D FLIP FLOP



Clock	D	Q_{n+1}
0	X	Q_n
1	0	0
1	1	1

Only to store data we use this FF

Char. Table:-


Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

$Q_{n+1} = D$

Excitation Table:-

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

JK FLIP FLOP



Start initially with Q=0

Truth Table :-

Clock	J	K	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	\bar{Q}_n (toggle)

memory

toggle

Ch. Table :-


Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Excitation table :-

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$$J = Q_{n+1} \quad K = \overline{Q_{n+1}}$$

$$Q_{n+1} = \overline{Q_n}J + Q_n\overline{K}$$





Unstable
diff than toggle

$$\text{Delay} > T/2$$

- Conditions to overcome Racing :-
- $T/2 < \text{prop. delay of FF}$
 - edge trig
 - Master-slave


Master slave is same as neg edge trig



master


slave

Glitches = sudden change in the output signal



There are no glitches in slave that why we use master slave FF
Master slave output is same as the neg edge output

T Flip Flop - Toggle



T.T. for T FF :-

clk	T	Q _{n+1}
0	X	Q _n (memory)
1	0	Q _n (memory)
1	1	\bar{Q}_n (toggling)

Ch. Table :-

Q _n	T	Q _{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Excitation Tables :-

Q _n	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

$$Q_{n+1} = Q_n \oplus T$$

PRESET AND RESET

>> They are the direct inputs or overriding inputs or asynchronous inputs.

>> The synchronous inputs are S, R, J, K, D & T.

$\text{preset} = 0 \Rightarrow Q_n = 1$
 $\text{clear} = 0 \Rightarrow Q_n = 0$ because $\bar{Q}_n = 1$

whatever be the value of clock and synch. inputs

Preset	Clear	Q _n
0	0	Not used
0	1	1
1	0	0
1	1	FF will perform normally


Introduction to State Diagram

State table :-

P.S.		x	NS.	y
Q _A	Q _B			
0	0	1	1	0

Sequential Circuit


S₀ = 00
 S₁ = 01
 S₂ = 10
 S₃ = 11



Design Procedure for Clocked Sequential Circuits

- Step 1: A State diagram or timing diagram is given, which describes the behaviour of the circuit that is to be designed.
- Step 2: Obtain the state table.
- Step 3: The number of states can be reduced by state reduction method.
- Step 4: Do state assignment. (If required)
- Step 5: Determine the number of flip-flops required and assign letter symbols.
- Step 6: Decide the type of flip-flop to be used.
- Step 7: Derive the circuit excitation table from state table.
- Step 8: Obtain the expression for circuit output and flip flop input.
- Step 9: Implement the circuit.

Next stage as well as the output must be same for two states for them to be reduced



clk	T	Q _{n+1}	P.S.			O.S.			ff i/p		y
			Q _A	Q _B	x	Q _A ⁺	Q _B ⁺		T _A	T _B	
0	x	Q _n	0	0	0	0	0	0	0	0	0
1	0	Q _n	0	0	1	0	1	0	1	0	0
1	1	Q _n	0	1	0	1	1	1	0	0	0
			0	1	1	0	1	0	0	1	0
			1	0	0	1	0	1	0	0	1
			1	0	1	0	0	1	1	0	1
			1	1	0	1	1	0	0	0	0

Q _n	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

$T = Q_n \oplus Q_{n+1}$


$$T_A = \bar{Q}_A Q_B \bar{x} + Q_A \bar{Q}_B x$$

$$T_B = \bar{Q}_A \bar{Q}_B x + Q_A Q_B \bar{x}$$

$$y = \frac{Q_A \bar{Q}_B x + Q_A \bar{Q}_B x}{\bar{Q}_A \bar{Q}_B (\bar{x} + x)}$$

$$= Q_A \bar{Q}_B \cdot 1$$


$$y = Q_A \bar{Q}_B$$




MEALY AND MOORE CIRCUITS

MOORE = Doesn't depend upon the input
Diff is the way the output is calc


i) Moore Ckt/Moore State Mach. :- O/p is the funⁿ of P.S. only
ii) Mealy Ckt/Mealy State Machine :- O/p is the funⁿ of P.S. as well as i/p
* only in the way the o/p is generated



moore



MEALY




Mealy: no o/p states are kept

If same logic is applied


ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS

Write the equations for the inputs and outputs
Then write the state table
Then make the state diagram



Q_A	Q_B	X	Q_A'	Q_B'	Y
0	0	0	0	0	1
0	0	1	0	0	0
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	1
1	1	0	1	0	0
1	1	1	1	0	1


PATTERN DETECTOR



Step-2 State assignment:-

$S_0 = 00$
 $S_1 = 01$
 $S_2 = 10$


Considering OV




Q_A	Q_B	z	Q_A'	Q_B'	y
0	0	0	0	0	0
0	1	1	0	1	0
1	0	0	1	0	0
1	1	1	1	1	1
0	0	0	0	0	0
0	1	1	0	1	0
1	0	0	1	0	0
1	1	1	1	1	1

<u>Synchronous Seq. Ckt.</u>	<u>Asynchronous Seq. Ckt.</u>
1. These circuits are easy to design.	1. These circuits are difficult to design.
2. A clocked flip flop acts as memory element.	2. An unclocked flip flop or time delay element is used as memory element
3. they are Slower.	3. Faster as clock is not present
4. The status of memory element is affected only at the active edge of clock, if input is changed.	4. The status of memory element will change any time as soon as input is changed


COUNTERS






Ck	QA	QB
0	0	0
1	0	1
2	1	0
3	1	1

Asynchronous/Ripple Counter	Synchronous Counter
<ol style="list-style-type: none"> 1. Flip flops are connected in such a way that the o/p of first flip flop drives the clock of next flip flop. 2. Flip flops are not clocked simultaneously. 3. Circuit is simple for more number of states. 4. Speed is slow as clock is propagated through number of stages 	<ol style="list-style-type: none"> 1. There is no connection between o/p of first flip flop and clock of next flip flop. 2. Flip flops are clocked simultaneously. 3. Circuit becomes complicated as number of states increases. 4. Speed is high as clock is given at a same time.



3 BIT ASYNC COUNTER



No of states = 2^n


Initial	0	0	0	0
1 st (1)	0	0	1	1
2 nd (1)	0	1	0	0
3 rd (1)	0	1	1	1
4 th (1)	1	0	0	0
5 th (1)	1	0	1	1
6 th (1)	1	1	0	0
7 th (1)	1	1	1	1
8 th (1)	0	0	0	0

8 States $2^n = 2^3 = 8$


Maximum count:- $2^n - 1 = 8 - 1 = 7$

N bit = n FF

4 Bit Asynchronous Up Counter




3 BIT DOWN COUNTER



UPDOWN COUNTER

- >> We have designed the up counters and down counters separately.
- >> But in practice both these modes are combined.
- >> A mode control input (M) is used to select either up or down mode.
- >> A combinational circuit is required between each pair of flip flops.



M	Q	Q̄	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

M	Q	Q̄	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

$$Y = \overline{M}Q + M\overline{Q}$$






MODULUS COUNTER

- >> 2-bit ripple counter is called MOD-4 or modulus 4 counter.
- >> 3-bit ripple counter is called as MOD-8 counter.

$$n \rightarrow \text{no. of bits}$$

$$\text{MOD number} = 2^n \quad 2^2 = 4$$

Modulus of counter = number of states



Mod 10 counter / BCD counter

How to Design Synchronous Counters

Step 1: Decide the number of flip flops.

Que: Design 2-bit synchronous up counter

Step 2: Excitation table of FF.

Step 3: State diagram and circuit excitation table.

Step 4: Obtain simplified equations using K' map.

Step 5: Draw the logic diagram.

How to Design Synchronous Counters

Step 1: Decide the number of flip flops.

Que: Design 2-bit synchronous up counter


Step 2: Excitation table of FF.

JK flip flop

$$2^{n-1} = 2^{2-1} = 2^1 = 2$$

Step 3: State diagram and circuit excitation table.

Step-3 State diagram



Step-2 Excitation table of JK flip flop

Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	0	0

Ckt excitation table:-

Q_1, Q_2	Q_1^+, Q_2^+	J_1, K_1	J_2, K_2
0 0	0 1	0 x	1 x
0 1	1 0	1 x	x 1
1 0	1 1	x 0	1 x
1 1	0 0	x 1	x 1

for J_1 -

Q_2	Q_1	J_1
0	0	0
0	1	1
1	0	x
1	1	x

$$J_1 = Q_2$$

for J_2

Q_2	Q_1	J_2
0	0	1
0	1	1
1	0	x
1	1	x

$$J_2 = 1$$

for K_1 -


Q_2	Q_1	K_1
0	0	x
0	1	x
1	0	0
1	1	0


$$K_1 = Q_2$$

for K_2


Q_2	Q_1	K_2
0	0	1
0	1	1
1	0	x
1	1	x

$$K_2 = 1$$






3 bit sync counter



3 bit updown sync counter




4 bit updown counter

RING COUNTER

Difference from register = output of the last FF is connected to the input of the first FF

Ring Counter

- >> Ring counter is a typical application of shift register
- >> The only change is the output of last ff is connected to the input of first ff.



ORI	CLK	Q ₀	Q ₁	Q ₂	Q ₃
1	X	1	0	0	0
1	↓	0	1	0	0
1	↓	0	0	1	0
1	↓	0	0	0	1
1	↓	1	0	0	0


* no of states = no. of dt used

Number of states = n

ORI = overriding inputs


presented 1

ORI	CLK	Q ₀	Q ₁	Q ₂	Q ₃
	X	1	0	0	0
1	↓	0	1	0	0
1	↓	0	0	1	0
1	↓	0	0	0	1
1	↓	1	0	0	0



Johnson Counter


Better than the ring counter due to more number of states
Number of states = 2n




CLR	CLK	Q ₀	Q ₁	Q ₂	Q ₃	
	X	0	0	0	0	①
1	↓	1	0	0	0	②
1	↓	1	1	0	0	③
1	↓	1	1	1	0	④
1	↓	1	1	1	1	⑤
1	↓	0	1	1	1	⑥
1	↓	0	0	1	1	⑦
1	↓	0	0	0	1	⑧
1	↓	0	0	0	0	⑨
1	↓	1	0	0	0	⑩

REGISTER

- >> Flip Flop is 1-bit memory cell.
- >> To increase the storage capacity, we have to use group of flip-flop. This group of ff is known as REGISTER.
- >> The n-bit register consist of "n" number of flip-flops and is capable of storing "n-bit" word.




Clock is applied to all directly
This can be a problem as the data stored will get changed as clock pulse changes




Hence load are applied

one bit at a time
 >> Data can be entered in serial or in parallel form.
 all bits at a time

serial



parallel



Serial = temporal code
 Parallel = special code

Classification of Rg :-
 i) Depending on I/P & O/P ii) Depending on application
 a) SISO c) PISO a) Shift Rg.
 b) SIPO d) PIPO b) Storage Rg.

Shifts the data

Stores the data

PIPO


Serial IN and Serial OUT

On input = 1111
 The clock stores on rising edge


Beneficial for long distance transmission
 Only one input line is required

Number of clock pulses required to store data = 4
 But disadv is that we need 4 pulses to output the data as well

CLK	Q ₃	Q ₂	Q ₁	Q ₀
Initially	0	0	0	0
↓	1	0	0	0
↓	1	1	0	0
↓	1	1	1	0
↓	1	1	1	1




Serial IN and Parallel OUT



4 clock pulses to store the data
1 clock pulse to output the data

Parallel IN and Parallel OUT




Input the number before clocks falling edge and then make clock =0
This stores the data
Output is given parallelly

1 clock pulse to store the data

Storage register / buffer register




Buffer
Input in = output out



- 1) Load Mode
- 2) Shift Mode

For input. Works when load =0
Shifts the data towards the right. Works when load =1


BIDIRECTIONAL SHIFT REGISTER



$M = 1$
 Shift right op
 $M = 0$
 Shift left op

= bidirectional s.o.r.
 +
 parallel loading
 = U.S.R.

All SISO SIPO PIPO PISO are possible in this, hence universal



Mode control		Reg. op.
S_1	S_0	
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load

Save data in flip flops

FSM = finite state machine

Flip flop are edge sensitive while latches are level sensitive




Fig-1: Freq Division Counter