


Digital Systems

(Meieris Mano "Digital Logic")



Name	NOT gate	AND gate	OR gate	XOR gate
Expression	\bar{A}	$A \cdot B$	$A + B$	$A\bar{B} + \bar{A}B$
Symbol				
	A	\bar{A}	A	B
0	1	0	0	0
1	0	0	1	1
		1	0	1
		1	1	1

$$XNOR(y) = \overline{XOR} \quad (\bar{A}\bar{B} + \bar{A}\bar{B})$$

$$\begin{aligned} y &= \bar{A} \oplus B \\ &= A \oplus B \end{aligned}$$

$$A \odot B = \overline{A\bar{B} + \bar{A}B}$$

Basic Axioms :-

1) $0 + 0 = 0$

5) $0 \cdot 0 = 0$

2) $0 + 1 = 1$

6) $0 \cdot 1 = 0$

3) $1 + 0 = 1$

7) $1 \cdot 1 = 1$

4) $1 + 1 = 1$

8)

Boolean Laws :-

1) Commutative Law

$A + B = B + A$

$AB = BA$

2) Associative Law

$A + (B + C) = (A + B) + C$

$A(BC) = (AB)C$

3) Distributive Law

$AB + AC = A(B + C)$

Rules :-

1) $A + 0 = A$

7) $A\bar{A} = 0$

2) $A + 1 = 1$

8) $A \cdot A = A$

3) $A \cdot 0 = 0$

9) $\bar{A} \cdot \bar{A} = A$

4) $A \cdot 1 = A$

10) $A + AB = A(1+B)$

5) $A + A = A$

= A

6) $A + \bar{A} = 1$

11) $A + \bar{A}B = (A + \bar{A})(A + B)$

= A + B (Absorption law)

12) $(A+B)(A+B) = A+B$



Combining Law :-

$$1) A(A+B) = A$$

$$2) AB + A\bar{B} = A$$

$$3) (A+B)(A+\bar{B}) = A$$

$$4) AC + BC = AC + B\bar{C} + AB \quad (\text{consensus law})$$

Consensus Law: $F = AC + B\bar{C} + AB$

$$\begin{aligned} &= AC + B\bar{C} + AB(C + \bar{C}) \\ &= AC + B\bar{C} + ABC + AB\bar{C} \\ &= AC(1+B) + B\bar{C}(1+A) \\ &= AC + B\bar{C} \\ F &= (A+B)(\bar{A} + C) \end{aligned}$$

Demorgan's Laws:-

$$1) \overline{AB} = \bar{A} + \bar{B}$$

$$2) \overline{A+B} = \bar{A} \cdot \bar{B}$$

Intel Quartus VBI (CAD tool)

Tutorial - 1

1. Convert from decimal to binary:

a) 0.188

b) 410

2. Hexadecimal to decimal from 257.AB

3. Hexadecimal to binary of 3Acf7

4. Octal to decimal of a) 531 b) 320.127

5. Decimal to octal of 316.32

Ques. 1 :-

Subtract using Complement Method :-

Q. 1 → Subtract $(1000)_2 - (1110)_2$ using 2's complement meth

Q. 2 - Subtract $(13250)_{10} - (72532)_{10}$ using 9's complement meth

Q. 3 - Subtract $(3250)_{10} - (72352)_{10}$ using 10's complement

- Q. • If there's a carry bit, drop the bit
• If the result is a +ve number.
- If no carry bit, take 2's complement of the result which is negative.

Code Conversion and BCD addition / subtraction :-

- Q.1- Convert $(10110001)_BCD$ to decimal.
- Q.2 Convert $(379)_{10}$ to BCD.
- Q.3- Convert Gray code $(1101)_gray$ to binary.
- Q.4- Convert binary $(10110)_binary$ to Gray code.
- Q.5- BCD addition of $(01100110)_BCD$ and $(01010011)_BCD$
- Q.6- Add following using BCD addition method:
 $(956)_{10}$ and $(492)_{10}$.
- Q.7- Subtract following using BCD subtraction method:
 $(17)_{10}$ and $(12)_{10}$.

Ans -

Minterm: In a f" of "n" variables, each term appears at least once.

Sop : $ABC + AC$ (Non-standard)

Product of Sum (Pos): $(A+B+C) \cdot (A+C)$

↳ non-standard

Maxterm

Canonical / Standard Sop / Pos :-

e.g. ① Convert :-


$$\begin{aligned} X &= \bar{A}\bar{B} + ABC \\ &= \bar{A}\bar{B}(C + \bar{C}) + ABC \\ &= \underbrace{\bar{A}\bar{B}C}_{\text{all are minterms}} + \underbrace{\bar{A}\bar{B}\bar{C}}_{\text{all are minterms}} + ABC \end{aligned}$$

e.g. ② Convert :-

$$\begin{aligned} X &= (\bar{A} + \bar{B})(A + B + C) \\ &= (\bar{A} + \bar{B} + C\bar{C})(A + B + C) \\ &= \underbrace{(\bar{A} + \bar{B} + C)}_{\text{all are maxterms}} \underbrace{(\bar{A} + \bar{B} + \bar{C})}_{\text{all are maxterms}} \underbrace{(A + B + C)}_{\text{all are maxterms}} \end{aligned}$$

Combinational Circuits :-

1) Half-Adder (HA). \rightarrow (1-bit adder)
 \rightarrow Addition of 2 boolean variables




Truth Table :-

A	B	S	C
0	0	0	0
1	1	1	0
0	1	1	0
1	0	0	1

$$S = \bar{A}B + A\bar{B} = A \oplus B$$



$$C = AB$$



$$\begin{aligned}
 \text{NAND logic: } S &= \bar{A}B + A\bar{B} \\
 &= A\bar{B} + A\bar{A} + \bar{A}B + B\bar{B} \\
 &= A(\bar{A} + \bar{B}) + B(\bar{A} + \bar{B}) \\
 &= (A + B)(\bar{A} + \bar{B}) \\
 &= (A + B)\bar{AB} \\
 &= A \cdot \bar{AB} + B \cdot \bar{AB}
 \end{aligned}$$

$$\therefore S = \overline{\underline{(A \cdot A\bar{B}) \cdot (B \cdot A\bar{B})}} \quad C = \overline{\underline{AB}}$$

$$\overline{x}\bar{y} = x + y \\ \overline{xy} = \bar{x} + \bar{y}$$




NOR logic :-


$$S = \overline{\underline{AB}} + \overline{\underline{A\bar{B}}} = \overline{\underline{A}} + \overline{\underline{B}} + \overline{\underline{\bar{A} + B}} \\ C = \overline{\underline{AB}} = \overline{\underline{\bar{A} + \bar{B}}}$$

$$S = \overline{\underline{AB}} + \overline{\underline{A\bar{A}}} + \overline{\underline{\bar{A}B}} + \overline{\underline{B\bar{B}}} \\ = \overline{\underline{A}}(\overline{\underline{\bar{A} + B}}) + \overline{\underline{B}}(\overline{\underline{\bar{A} + \bar{B}}}) \\ = (\overline{\underline{A}} + \overline{\underline{B}})(\overline{\underline{\bar{A} + \bar{B}}}) \\ = \overline{\underline{\overline{A + B}}} + \overline{\underline{\bar{A} + \bar{B}}}$$

$$C = \overline{\underline{\bar{A} + \bar{B}}}$$



Q - Full adder :-



A	B	C	S	C _{out}
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1

SOP :-

$$S = \sum_m (1, 2, 4, 7) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$C_{\text{out}} = \sum_m (3, 5, 6, 7) =$$

$$\begin{aligned} S &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \\ &= \bar{A}(B \oplus C) + A(B \odot C) \\ &= \bar{A}(B \oplus C) + A(\overline{B \oplus C}) \end{aligned}$$

$$[S = A \oplus B \oplus C]$$

$$\begin{aligned} \bar{A}x + A\bar{x} &= A \oplus x \\ x &= B \oplus C \end{aligned}$$

$$\begin{aligned} Q &= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC \\ &= C(A \oplus B) + AB \end{aligned}$$


$$\therefore \boxed{C = AB + BC + CA}$$

VHDL Fundamentals

VHDL: VHSIC Hardware Description Language

VHSIC: Very High Speed Integrated Circuit.

Other languages: Verilog, VHDL, etc.



Ports: Primary I/P, O/P.

Keywords:-

→ IS, IN, OUT, PORT MAP, END, START, INOUT,
ENTITY, ARCHITECTURE

→ These are case insensitive

Description


1) Signal names: Can be enumerated through command(s)

2) Mode: IN - specifying that signal is an input

OUT - specifying signal is an output

INOUT - specifying signal is both i/p & o/p.

Buffer -



3) Type: Built-in or user defined signal type
examples:

bit: can have logical value 0 or 1.

std-logic: can have boolean values (1-bit info).

std-logic vector: can have vector of bit values
 { (n downto 0),

{ 3 downto 0 }
 4-bit }

e.g'

ENTITY AND

e.g ENTITY AND2 IS

Port (x: IN std-logic;
y: IN std-logic;
f: OUT std-logic);
end AND2;

Architecture AND2 of AND2 IS
Begin
F ← x AND y;
end AND2.

Libraries:-

Library IEEE;

USE IEEE std_logic_1164.all;

USE IEEE numeric_std.all;

USE IEEE std_logic_arith.all;

Tutorial - 2

1. Express $F = A + B'C$ in Canonical forms
SOP and POS.
2. If $[B+C(AB+AC)']$, no. of NAND gates required to design the logic.

$$3. I_8 \cdot (A \odot B) \oplus B = A \oplus (B \odot C) + (A \oplus A)$$

$$4. (A'+B) \cdot (A+B) = 2$$

$$5. F(A, B, C, D) = \pi(0, 1, 5, 7, 8, 9, 15)$$

$$F(A, B, C, D) = \sum(2, 3, 4, 6, 12, 14)$$

$$d(A, B, C, D) = (10, 13, 14)$$

Ans. ① $F = A + B'C$

$$= A(BC + \bar{BC}) + AB'C + A'B'C$$

$$= ABC + A\bar{B} + A\bar{C} + A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}$$

$$= ABC + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C}$$

$$+ \bar{A}\bar{B}C$$

$$F = ABC + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}\bar{C} + \bar{A}\bar{B}C$$

$$F = A + B'C + BC' = A + C(B' + C')$$

$$= A \cdot (B + \bar{C})$$

$$F = (F')' = (A' \cdot (B+C'))' = (A'B + A'C)'$$


$$(A+B'+C) \cdot (A+A'+C) () \ell = (A+B') \cdot (A+C)$$

$$2. A[B + C(A \cdot (B+C))']$$

$$A[B + C(A' + B'C')]$$

$$A[B + A'C] + B$$

AB



$$4. (A'+B) \cdot (A+B) = B$$

		$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	CD
		00	01	11	10
$A\bar{B}$	00	1	1	0 ₃	0 ₂
	01	0 ₄	1 ₅	1 ₇	0 ₆
	11	0 ₁₂	X ₁₃	1 ₁₅	X ₁₄
	10	1 ₈	1 ₉	0 ₁₁	X ₁₀

$\bar{B}D + \bar{B}\bar{C}$
 $(B+\bar{D}) + B\bar{C}$
 essential $\rightarrow 2$
 n-essential

B.

$$6. F = A'C' + A + B + A'B'C'D + A'B'C'D'E$$

$$= A + B + C + A'D + A'B'C'D'E$$



$$= A + B + C + D + E$$

$$A'B'C'D + A'B'C'D'E$$

$$A'B'C(D + D'E)$$

Parallel Adder

- n-bit addition
- Variable size i/p binary string
- Unrestricted bit length



Parallel adder
(4-bit ripple carry adder)
(RCA)

$$[s_3 s_2 s_1 s_0] \rightarrow S$$

1) Area

2) Delay (high delay \rightarrow low performance)

For higher order bits, the delay is larger.

Delay of RCA :-

$$T = (n-1) T_c + T_s$$

T_c : delay of carry being propagated through the previous stages.

T_s : Delay of producing the final stage sum

Area of RCA: $n \times A_{FA}$

(can be found using no. of gates
→ expressed using universal logic)

1 inverter → 1 nmos

1 cmos

CMOS → Complementary Metal Oxide Semiconductor

$$n \times A_{FA} = (n-1) A_{FA} + A_{HA} (\text{if } C_{in} = 0)$$

~~$\therefore C_{in} = 0 \rightarrow FA_o \rightarrow HA_o$~~

Entity FA is

```
port (a, b, Cin: IN std_logic;
      S, C : OUT std_logic);
end FA;
```

Architecture FA behaviour of FA is

Begin

$$S \leftarrow (a \text{ XOR } b) \text{ XOR } C_{in};$$

$$C \leftarrow (a \text{ AND } b) \text{ OR } (C_{in} \text{ AND } (a \text{ XOR } b));$$

→ Library IEEE;
Using IEEE. std_logic_1164.all;

```
Entity FOURBIT IS
PORT (a, b : IN std-logic-vector(3 downto 0);
      Cin : IN std-logic;
      S : OUT std-logic-vector(3 downto 0);
      Cout : OUT std-logic);
End FOURBIT;
```

Architecture FOUR_struct of FOURBIT IS
Signal c : std-logic-vector(4 downto 1);

Component FA

```
port (a, b, Cin : IN std-logic;
      S, C : OUT std-logic);
end component;
```

Begin

keyword

```
FA(0) : FA portmap (a(0), b(0), Cin, S(0), C(1));
```

```
FA(1) : FA portmap (a(1), b(1), Cin, S(1), C(2));
```

```
FA(2) : FA portmap (a(2), b(2), Cin, S(2), C(3));
```

```
FA(3) : FA portmap (a(3), b(3), Cin, S(3), C(4));
```

Cout = C(4);

END FOUR_struct

(Schematic capture) → design entry modes

Address (contd.)


$$C_{i+1} = a_i b_i + (a_i \oplus b_i) \cdot C_i$$

$$S_i = (a_i \oplus b_i) \oplus C_i$$

$$C_{i+1} = G_i + P_i \cdot C_i$$

where: $G_i = a_i b_i$ } carry generate

$P_i = a_i \oplus b_i$ } carry propagate



$$S_i = G_i \oplus P_i \oplus C_i$$

$$C_i = G_{i-1} + P_{i-1} C_{i-1}$$

$$S_i = P_i \oplus C_i$$

$$\begin{aligned} C_2 &= C_{1+1} = G_1 + P_1 C_1 \\ &= G_1 + P_1 (G_0 + P_0 C_0) \\ &= G_1 + P_1 G_0 + P_0 P_1 C_0 \end{aligned} \quad -①$$

$$S_2 = P_2 \oplus C_2$$


$$\begin{aligned} C_3 &\approx C_{2+1} \\ &= G_{1+2} + P_2 C_2 \\ &= G_{1+2} + P_2 (G_1 + P_1 G_0 + P_0 P_1 C_0) \\ &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_0 P_1 C_0 \end{aligned} \quad -②$$

$$S_3 = P_3 \oplus C_3$$

$$\begin{aligned} G_{xy} &= C_3 \\ &= G_3 + P_3 C_3 \end{aligned}$$

$$\begin{aligned} &= G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0) \\ &= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 \\ &\quad + P_3 P_2 P_1 P_0 C_0 \end{aligned} \quad -\textcircled{4}$$

$P_0 \quad P_1 \quad P_2 \quad P_3$



$$S_3 = P_3 \oplus C_3$$

$$G_{14} = C_3$$



$$= G_3 + P_3 C_3$$

$$= G_3 + P_3 (G_2 + P_1 G_1 + P_0 P_1 G_0 + P_2 P_1 P_0 C_2)$$

$$= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$


$$+ P_3 P_2 P_1 P_0 C_0 \quad - (4)$$

$P_0 \quad P_1 \quad P_2 \quad P_3$



C_4

C



BCD Adder

- Adds 2 binary digits
- Each binary digit is represented as 4-bit number
- Produces sum between 0-9
- e.g. 526 is represented as

$$\begin{array}{r}
 5 \quad 2 \quad 6 \\
 + \quad 1 \quad 1 \quad 1 \\
 \hline
 0101 \quad 0010 \quad 0110 \\
 \hline
 010100100110
 \end{array}$$

Case 1) Sum equals to 9 or less with carry 0 :-

$$\begin{array}{r}
 6 \quad . \quad 0 \quad 1 \quad 1 \quad 0 \\
 + 3 \quad \underline{\quad 0 \quad 0 \quad 1 \quad 1} \\
 \hline
 9 \quad \leftarrow \quad 1 \quad 0 \quad 0 \quad 1
 \end{array}$$

Case 2) Sum greater than 9, with carry 1 :-


$$\begin{array}{r}
 7 \quad . \quad 0 \quad 1 \quad 1 \quad 1 \\
 + 9 \quad \underline{\quad 1 \quad 0 \quad 0 \quad 0} \\
 \text{carry} \leftarrow 1 \quad \underline{\quad 0 \quad 0 \quad 0 \quad 0} \\
 \downarrow
 \end{array}$$

sum the invalid o/p with '6'.

$$\begin{array}{r}
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 1 \quad 1 \quad 0 \\
 \hline
 \text{carry} \rightarrow 1 \quad 0 \quad 1 \quad 1 \quad 0
 \end{array}$$


$$\begin{array}{r}
 6 \\
 + 8 \\
 \hline
 14
 \end{array}
 \quad
 \begin{array}{r}
 0 1 1 0 \\
 - 1 0 0 0 \\
 \hline
 1 1 1 0 \\
 - 0 1 1 0 \\
 \hline
 0 0 0 1 | 0 1 0 0
 \end{array}$$

S_3	S_2	S_1	S_0	
0	0	0	0	
1	0	0	1	
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
	1	0	1	0
	1	0	1	1
	1	1	0	0
	1	1	0	1
	1	1	1	0
	1	1	1	1



Invalid BCD
detector circuit.

Invalid $\rightarrow S_3 S_2 + S_3 S_1$



Tutorial - 4

$$1.a) - F = bc + bcd + ac' + ab$$

$$= bc + ac' + ab$$

$$= a(b+c) + bc$$

$$= a\bar{b}\bar{c} + bc$$

$$= \cancel{a\bar{b}\bar{c} \cdot \bar{b}c}$$

$$\cancel{a\bar{b}\bar{c}} \cdot \bar{b}c$$



$$bc + ac' + ab$$

$$\cancel{bc + ac'}$$

$$\cancel{\bar{b}c * ac'}$$

$$\cancel{ac' + b\bar{c}}$$

$a\bar{c}$



$$bc + ac' + ab$$

$$bc + b\bar{c}' = b(c+a) + \cancel{c'(c+a)}$$

$$(c+a)(c'+b)$$

b) \rightarrow library IEEE;

use IEEE. std_logic_1164.all;

$$c\bar{c} + b\bar{c}, \bar{a}\bar{c} + ab$$

$$\bar{c}\bar{a} \cdot \bar{c}\bar{b}$$

entity circuit is

```
PORT (a, b, c, d : IN std_logic;
      F : OUT std_logic);
```

$$\bar{c}\bar{a} \cdot \bar{c} + \bar{c}\bar{a} \cdot b$$

circuit;



architecture circuit of circuit is

begin

$$F \leftarrow (c \text{ or } a) \text{ AND } ((\text{NOT } c) \text{ OR } b);$$


end circuit;

2-digit BCD adder :-




Components: IC 74LS 283 (4x)

Digital Transmission



2:4 Decoder :-



Decoder with enable: Decoder is responsible for converting an I/P binary no into a high O/P line.

e	i_3	i_2	i_1	i_0	d_0	d_1	d_2	d_3
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0
1	0	1	0	1	0	0	0	0
1	1	0	0	0	1	0	0	0
1	1	1	0	0	0	0	0	0

If e is a combinational ckt. that converts binary info from " n " i/p lines to " 2^n " o/p lines.

$\left. \begin{array}{l} @e=0, \text{ the decoder} \\ \text{ckt is disabled OFF} \\ @e=1, \text{ the decoder} \end{array} \right\}$ works normally

26:1 I/P 4-bit I/P.

Priority

Encoder:-

	Priority				A ₁	A ₀	V	-
	D ₃	D ₂	D ₁	D ₀				
4:2	0	0	0	1	0	0	0	
P.E.	0	0	1	X	0	1	1	
0	1	X	X	1	0	1	1	
1	X	X	X	1	1	1	1	

e.g.: D₃ > D₂ > D₁ > D₀

$$A_0 = D_3 \bar{D}_2 D_1 + D_2$$

$$A_1 = \bar{D}_3 D_2 + D_3$$

Tutorial - 6

Q. Structural VHDL for full adder:-

library IEEE;

use IEEE.std_logic_1164.all;

entity OR_2 is

PORT(a,b: IN std_logic;

x: OUT std_logic);

end OR_2;

architecture OR_2 of OR_2 is

begin

$x \leftarrow a \text{ OR } b;$

end OR_2;

"

"

entity half-adder is

PORT(x,y:IN std_logic;

s,c:OUT std_logic);

architecture half-adder of half adder is

component OR_2

PORT(a,b: IN std_logic;

x: OUT std_logic);

end component;



Date:
P. No:

begin

$s \leftarrow x \text{ XOR } y;$

$c \leftarrow x \text{ AND } y;$

end half-adder;

"

"

entity full-adder is

PORT (A, B, C_in : IN std_logic;
 $S, C : OUT std_logic)$

end full-adder;

signal s1, s2, s3 : std_logic;

architecture full-adder of full-adder is

component half-adder is

PORT (x, y : IN std_logic;

$s, c : OUT std_logic);$

end component;

→ component or_2 is (..... end component;

begin

FA1: half-adder port map (A, B, s1, s3);

FA2: half-adder port map (s1, C_in, S, s2);


or_2: or_2 port map (s2, s3, C);

end full-adder;

$$A \oplus B + (AB) \oplus
AB + C(A \oplus B)$$

Date:

P. No:




MULTIPLEXER



Def. A digital ckt. with 2^n inputs & one output line
 $(2^n : 1)$

n : # select lines/control lines.



4 input Analog
MUX (switch)


Encoder: $2^n \rightarrow n$

Decoder: $n \rightarrow 2^n$

MUX: $2^n \rightarrow 1$

Truth Table :-

S_1	S_0	Y	$\rightarrow Y = S_1' S_0' A + S_1' S_0 B + S_1 S_0' C + S_1 S_0 D$
0	0	A	
0	1	B	
1	0	C	
1	1	D	



S_1	S_0	S_0	Y
0	0	0	A
0	0	1	B
0	1	0	C
0	1	1	D
1	0	0	E
1	0	1	F
1	1	0	G
1	1	1	H


$$Y = \bar{S}_1 \bar{S}_0 \bar{S}_0 A' + \bar{S}_1 \bar{S}_0 S_0 B + \bar{S}_1 S_0 \bar{S}_0 C + \bar{S}_1 S_0 S_0 D \\ + S_1 \bar{S}_0 \bar{S}_0 E + S_1 \bar{S}_0 S_0 F + S_1 S_0 \bar{S}_0 G + S_1 S_0 S_0 H$$

$$y = x_1 \cdot x_2 + m_1 + m_2 + n_1 \cdot n_2 + z_1 \cdot z_2$$

Multiplexer
(2M)

Adder
(1A)

Tri-State Buffers (TSB)



A TSB has one i/p, one o/p and one control line (e).

e	x	f
0	0	z
0	1	z
1	0	0
1	1	1


Active-high
non-inverted
TSB

'f' can have 3 o/p states
'z', '0', '1'


'z' → high-temperature (open-ckt)

If $e = 0$, $y = z$
else $y = x$


Symbols :-




a) Active high
non-inverted
TSB




b) Active-high
inverted TSB



c) Active low
non-inverted
TSB




d) Active low
inverted TSB




'0', '1', 'Z', 'X' \rightarrow 'X': don't care

'X': conflict of output

'U': Uninitialized i/p value.



$X \rightarrow 1$ and 0 gives conflict output.



5-valued logic: 1, 0, X, Z, U


Parity Generator Function

data word			o/p (P_0)	code word
A	B	C		
0	0	0	1	
0	0	1	0	
0	1	0	0	
0	1	1	1	
1	0	0	0	
1	0	1	1	
1	1	0	1	
1	1	1	0	

Concept: Adding a parity bit to the data word such that the code-word has odd no. of 1's.

$$P(A, B, C) = \sum (0, 3, 5, 6)$$

$$\begin{aligned} P &= A'B'C' + A'BC + AB'C + ABC' \\ &= C(A'B + AB') + C'(A'B' + AB) \\ &= C \oplus A \oplus B \end{aligned}$$



Single event upset (SEU) \rightarrow We send an extra-bit to realize if bit flip occurred during transmission.

Detects but does not rectify. Can't detect multiple bit flip.

Odd Parity Checker:-

	A	B	C	P	PEC
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	1
10	1	0	0	0	1
11	1	0	1	1	0
12	1	1	0	0	1
13	1	1	0	1	0
14	1	1	1	0	0
15	1	1	1	1	1

Concept: Checks the 4-bit code word, to check for odd number of 1's.

If odd # 1's are present, then PEC = 0
 else PEC = 1.

$$PEC = \sum_{i=1}^m (0, 3, 5, 6, 9, 10, 12, 15)$$



	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	CD
$\bar{A}\bar{B}$	1	0	1	0
$\bar{A}B$	0	1	0	0
AB	1	0	1	0
$A\bar{B}$	0	1	0	1

$$\text{PEC: } \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}CD + \bar{A}B\bar{C}D + \bar{A}BC\bar{D} + A\bar{B}\bar{C}D \\ + A\bar{B}C\bar{D} + AB\bar{C}\bar{D} + ABCD$$

$$\rightarrow \bar{A}(\bar{B}\bar{C}\bar{D} + \bar{B}CD + B\bar{C}D + BC\bar{D}) + A(\bar{B}\bar{C}D + \bar{B}C\bar{D} \\ + B\bar{C}\bar{D} + BC\bar{D})$$


$$\rightarrow \bar{A}(\bar{B} \oplus C \oplus D) + A(\bar{B} \oplus C \oplus D)$$

$$\rightarrow \overline{A \oplus B \oplus C \oplus D} \quad (D = P)$$

$$\rightarrow \overline{A \oplus B \oplus C \oplus P}$$

R	B	C	D	E_3	E_2	E_1	E_0	
0	0	0	0	0	0	1	1	$E_3 = \sum_m(5, 6, 7, 8, 9)$
1	0	0	0	1	0	1	0	$E_2 = \sum_m(1, 2, 3, 4, 9)$
2	0	0	1	0	0	1	0	$E_1 = \sum_m(0, 3, 4, 7, 8)$
3	0	0	1	1	0	1	1	$E_0 = \sum_m(0, 2, 4, 6, 8)$
4	0	1	0	0	0	1	1	
5	0	1	0	1	0	0	0	
6	0	1	1	0	1	0	0	
7	0	1	1	1	0	1	0	
8	1	0	0	0	1	0	1	
9	1	0	0	1	1	0	0	

BCD to XS-3 converted



$$E_3 = j_4 + j_5 + j_6 + j_7 + j_8 - j_5 + j_6 + j_7 + j_8 + j_9$$


$$E_2 = j_4 + j_5 + j_6 + j_7 + j_8$$

$$E_1 = j_0 + j_3 + j_4 + j_7 + j_8$$

$$E_0 = j_0 + j_2 + j_4 + j_6 + j_8$$

Digital Design


Implementing Adder Using Decoder :-




$$C = \sum_m(3, 5, 6, 7)$$

$$S = \sum_m(1, 2, 4, 7)$$

Designing 4:1 MUX :-




Designing 4:1 MUX using 2:1 MUX only:-




Design 32:1 MUX using 16:1 MUX & OR gate:-

Cascading of MUXES :-




Design 8:1 MUX using 4:1 MUX and 2:1 MUX



Ques: $f(A, B, C, D) = \sum_m (2, 4, 6, 7, 9, 10, 11, 12, 15)$

Implement the boolean function using 8:1 MUX.



s_3	s_2	s_1	s_0	y	
0	0	0	0	0]
0	0	0	1	0	
0	0	1	0	1]
0	0	1	1	0	5
0	1	0	0	1]
0	1	0	1	0	0
0	1	1	0	1]
0	1	1	1	1	1
1	0	0	0	0]
1	0	0	1	1	0
1	0	1	0	1	,
1	0	1	1	1	,
1	1	0	0	1]
1	1	0	1	0	5
1	1	1	0	0]
1	1	1	1	1	0