VHDL CODES

29 February 2024 01:31 AM

```
library ieee;
library ieee;
                                                              use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
                                                              entity g2b_code is
entity b2g_code is
                                                              port (g: in std_logic_vector(3 downto 0);
port (b : in std_logic_vector(3 downto 0);
                                                                 b : out std_logic_vector(3 downto 0));
   g : out std_logic_vector(3 downto 0));
                                                              end g2b_code;
end b2g_code;
                                                              architecture g2b_arch of g2b_code is
architecture b2g_arch of b2g_code is
                                                               begin
begin
                                                                b(3) <= g(3);
g(3) <= b(3);
                                                                b(2) <= g(3) xor g(2);
g(2) \le b(3) xor b(2);
                                                                b(1) \le g(3) xor g(2) xor g(1);
g(1) \le b(2) xor b(1);
                                                                b(0) \le g(3) xor g(2) xor g(1) xor g(0);
g(0) \le b(1) xor b(0);
                                                              end g2b_arch;
 end b2g_arch;
```

VHDL code for full adder using the structural method

```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
 use IEEE.STD LOGIC ARITH.ALL;
 use IEEE.STD LOGIC UNSIGNED.ALL;
 entity HA is
 Port ( A, B : in STD_LOGIC;
        S,C : out STD LOGIC);
 end HA;
 architecture dataflow of HA is
 begin
 S <= A XOR B;
 C <= A AND B;
 end dataflow:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity ORGATE is
     Port (X,Y: in STD LOGIC;
              Z : out STD LOGIC);
end ORGATE;
architecture dataflow of ORGATE is
begin
Z \le X OR Y;
```

```
A V- A UK I;
end dataflow;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity FAdder is
Port (FA, FB, FC : in STD LOGIC;
         FS, FCA : out STD LOGIC);
end FAdder;
architecture structural of FAdder is
component HA is
Port ( A, B : in STD LOGIC;
       S,C : out STD LOGIC);
end component;
component ORGATE is
Port ( X,Y: in STD LOGIC;
         Z: out STD LOGIC);
end component;
SIGNAL SO, S1, S2:STD LOGIC;
begin
U1:HA PORT MAP (A=>FA, B=>FB, S=>S0, C=>S1);
U2:HA PORT MAP(A=>S0,B=>FC,S=>FS,C=>S2);
U3:ORGATE PORT MAP(X=>S2,Y=>S1,Z=>FCA);
end structural;
```