

Lab-7

Implement a 4-bit asynchronous up-down counter using T-FFs in VHDL.