Lecture 5 Matrix-Matrix Product


Matrix Multiplication

- Simple version first
 - illustrate basic features of memory and thread management in CUDA programs
 - Thread ID usage
 - Memory data transfer API between host and device
 - Analyze performance
- Extend to version which employs shared memory


Square Matrix Multiplication


P = M * N of size WIDTH x WIDTH

- Without tiling:
 - One thread calculates one element of P
 - M and N are loaded WIDTH times from global memory



Memory Layout of a Matrix





C order

Fortran/Matlab

order

This order will be important to compute the location of the element in the matrix according to thread and block indices $M_{0,0}$

 $M_{0,1}$

 $M_{0,2}$

 $M_{0,3}$

 $M_{1,0}$

 $M_{1,1}$

 $M_{1,2}$

 $M_{1,3}$

 $M_{2,0}$

 $M_{2,1}$

 $M_{2,2}$

 $M_{2,3}$

 $M_{3,0}$

 $M_{3,1}$

 $M_{3,2}$

 $M_{3,3}$

Step 1: Simple Host Version

```
// Matrix multiplication on the (CPU) host
void MatrixMulOnHost(float* M, float* N, float* P, int Width)
                                                                                     \mathbf{k}
  for (int i = 0; i < Width; ++i)
     for (int j = 0; j < Width; ++j) {
        double sum = 0;
        for (int k = 0; k < Width; ++k) {
           double a = M[i * width + k];
           double b = N[k * width + j];
           sum += a * b;
        P[i * Width + j] = sum;
```

Step 2: Transfer Data to Device from Host

```
void MatrixMulOnDevice(float* M, float* N, float* P, int Width)
{
  int size = Width * Width * sizeof(float);
  float* Md, Nd, Pd;
  ...

// 1. Allocate and Load M, N to device memory
  cudaMalloc(&Md, size);
  cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
  cudaMalloc(&Nd, size);
  cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
// Allocate P on the device
  cudaMalloc(&Pd, size);
```

Step 3: Output Matrix Data Transfer (Host-side Code)

```
2. // Kernel invocation code – to be shown later ...
```

3. // Read P from the device cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost);

```
// Free device matrices
cudaFree(Md); cudaFree(Nd); cudaFree (Pd);
}
```

Step 4: Kernel Function

```
// Matrix multiplication kernel – per thread code
__global__ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
{
    // Pvalue is used to store the element of the matrix
    // that is computed by the thread
    float Pvalue = 0;
```

Step 4: Kernel Function (cont.)

```
for (int k = 0; k < Width; ++k) {
   float Melement = Md[threadIdx.y*Width+k];
   float Nelement = Nd[k*Width+threadIdx.x];
                                                                        \mathbf{k}
   Pvalue += Melement * Nelement;
                                                             tx
Pd[threadIdx.y*Width+threadIdx.x] = Pvalue;
                                                                        ty
                                                             tx
                                      k
```


Step 5: Kernel Invocation (Host-side Code)

```
// Setup the execution configuration
dim3 dimGrid(1, 1);
dim3 dimBlock(Width, Width);
```

```
// Launch the device computation threads! MatrixMulKernel<<<dimGrid, dimBlock>>>(Md, Nd, Pd, Width);
```

First version: One Thread Block


- One Block of threads compute matrix Pd
 - Each thread computes one element of Pd
- Each thread
 - Loads a row of matrix Md
 - Loads a column of matrix Nd
 - Perform one multiply and addition for each pair of Md and Nd elements
 - Compute to off-chip memory access ratio close to 1:1 (not very high)
- Size of matrix limited by the number of threads allowed in a thread block
 - It is 512. So the number allowed is <23



Extend to Arbitrary Sized Square Matrices

- Use more than one block
- Have each 2D thread block to compute a (TILE_WIDTH)² sub-matrix (tile) of the result matrix
 - Each has (TILE_WIDTH)² threads
- Generate a 2D Grid of (WIDTH/TILE_WIDTH)² blocks

You still need to put a loop around the kernel call for cases where WIDTH/TILE_WIDTH is greater than max grid size (64K)!




Matrix Multiplication Using Multiple Blocks

TILE WIDTH-1

- Break-up Pd into tiles
- Each block calculates one tile
 - Each thread calculates one element
 - Block size equal tile size

by


2




bx

tx

A Small Example



A Small Example: Multiplication



Revised Matrix Multiplication Kernel using Multiple Blocks

```
__global___ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
// Calculate the row index of the Pd element and M
int Row = blockIdx.y*TILE_WIDTH + threadIdx.y;
// Calculate the column index of Pd and N
int Col = blockIdx.x*TILE_WIDTH + threadIdx.x;
float Pvalue = 0;
// each thread computes one element of the block sub-matrix
for (int k = 0; k < Width; ++k)
  Pvalue += Md[Row*Width+k] * Nd[k*Width+Col];
Pd[Row*Width+Col] = Pvalue;}
```

Note how the Row and Column indices are computed.

Analysis of this version


- Each thread loads 2*Width elements and from global memory and does that many floating point computations
 - So this version does one flop per 4 byte memory load
- On a G80 bandwidth of memory transfer from global memory is ~ 86 GB/sec, and so we are limited to ~ 21 G floating point loads
 - Flop rate is also limited to this number.
- But the 8800 GTX is supposed to achieve ~ 340 Gflops
 - Need to use shared memory and fo more computations per global memory access.

Idea: Use Shared Memory to reuse global memory data

 Each input element is read by Width threads.


 Load each element into Shared Memory and have several threads use the local version to reduce the memory bandwidth

Tiled algorithms




Tiled Multiply

 Break up the execution of the kernel into phases so that the data accesses in each phase is focused on one subset (tile) of Md and Nd



Breaking Md and Nd into Tiles



Each phase of a Thread Block uses one tile from Md and one from Nd

	Phase 1			Phase 2		1
T _{0,0}	Md_{0,0} ↓ Mds _{0,0}	Nd_{0,0} ↓ Nds _{0,0}	PValue _{0,0} += Mds _{0,0} *Nds _{0,0} + Mds _{1,0} *Nds _{0,1}	Md _{2,0} ↓ Mds _{0,0}	Nd_{0,2} ↓ Nds _{0,0}	$PValue_{0,0} += Mds_{0,0}*Nds_{0,0} + Mds_{1,0}*Nds_{0,1}$
T _{1,0}	Md _{1,0} ↓ Mds _{1,0}	Nd _{1,0} ↓ Nds _{1,0}	PValue _{1,0} += Mds _{0,0} *Nds _{1,0} + Mds _{1,0} *Nds _{1,1}	Md _{3,0} ↓ Mds _{1,0}	Nd _{1,2} ↓ Nds _{1,0}	$PValue_{1,0} += Mds_{0,0}*Nds_{1,0} + Mds_{1,0}*Nds_{1,1}$
T _{0,1}	Md _{0,1} ↓ Mds _{0,1}	Nd _{0,1} ↓ Nds _{0,1}	PdValue _{0,1} += Mds _{0,1} *Nds _{0,0} + Mds _{1,1} *Nds _{0,1}	Md _{2,1} ↓ Mds _{0,1}	Nd _{0,3} ↓ Nds _{0,1}	PdValue _{0,1} += Mds _{0,1} *Nds _{0,0} + Mds _{1,1} *Nds _{0,1}
T _{1,1}	Md _{1,1} ↓ Mds _{1,1}	Nd _{1,1} ↓ Nds _{1,1}	PdValue _{1,1} += Mds _{0,1} *Nds _{1,0} + Mds _{1,1} *Nds _{1,1}	Md _{3,1} ↓ Mds _{1,1}	Nd _{1,3} ↓ Nds _{1,1}	PdValue _{1,1} += Mds _{0,1} *Nds _{1,0} + Mds _{1,1} *Nds _{1,1}

time

CUDA Code – Kernel Execution Configuration

Tiled Matrix Multiplication Kernel

_global___ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width) __shared__float Mds[TILE_WIDTH][TILE_WIDTH]; 2. shared__float Nds[TILE_WIDTH][TILE_WIDTH]; int bx = blockIdx.x; int by = blockIdx.y; 3. int tx = threadIdx.x; int ty = threadIdx.y; 4. // Identify the row and column of the Pd element to work on 5. int Row = by * TILE_WIDTH + ty; 6. int Col = bx * TILE WIDTH + tx; float Pvalue = 0; 7. // Loop over the Md and Nd tiles required to compute the Pd element for (int m = 0; m < Width/TILE_WIDTH; ++m) {</pre> // Collaborative loading of Md and Nd tiles into shared memory Mds[ty][tx] = Md[Row*Width + (m*TILE WIDTH + tx)]; 9. 10. Nds[ty][tx] = Nd[Col + (m*TILE_WIDTH + ty)*Width]; 11. __syncthreads(); 11. for (int k = 0; k < TILE WIDTH; ++k) 12. Pvalue += Mds[ty][k] * Nds[k][tx]; 13. Synchthreads(); 14. } 13. Pd[Row*Width+Col] = Pvalue;


Tiled Multiply

by

m

TILE WIDTH

- Each block computes one square sub-matrix Pd_{sub} of size TILE_WIDTH
- Each thread computes one element of Pd_{sub}



tx

k

m

bx

012 TILE WIDTH-1

G80 Shared Memory and Threading

- Each SM in G80 has 16KB shared memory
 - SM size is implementation dependent!
 - For TILE_WIDTH = 16, each thread block uses 2*256*4B = 2KB of shared memory.
 - Can potentially have up to 8 Thread Blocks actively executing
 - This allows up to 8*512 = 4,096 pending loads. (2 per thread, 256 threads per block)
 - The next TILE_WIDTH 32 would lead to 2*32*32*4B= 8KB shared memory usage per thread block, allowing only up to two thread blocks active at the same time
- Using 16x16 tiling, we reduce the accesses to the global memory by a factor of 16
 - The 86.4B/s bandwidth can now support (86.4/4)*16 = 347.6 GFLOPS!