## 1 k6r1016c1c\_mx

• MDL Version: **01010** 

• Title: 64K x 16 Asynchronous SRAM

• Date: 29-May-2006

• Memory Type: sram

• Vendor: Samsung Electronics

## 2 Timing Selection

This model can be configured to run in either timing-accurate or function-only (no timing) mode. In timing-accurate mode, the model implements both propagational delays and timing checks. In function-only mode, the model propagates output changes immediately and timing checks are disabled.

#### 2.1 Function-only Mode Selection

To run in function-only mode, set the model's Timing Version attribute to "none".

### 2.2 Timing-accurate Timing Version Selection

To run in timing-accurate mode, the model's TimingVersion attribute is set to select the device specific timing associated with a vendor's component. The following table provides a mapping between vendor component names and the corresponding TimingVersion attribute values.

Component to TimingVersion Mapping								
Component Name	TimingVersion							
K6R1016C1C-10	10							
K6R1016C1C-12	12							
K6R1016C1C-15	15							

**Note:** By default, this model uses Timing Version "10".

#### 3 Sources

The following sources were used as references for behavioral and timing characteristics in the development of this model.

1. Samsung Electronics "September 2001"

## 4 Usage Notes

#### 4.1 Configuring The Model

For information about configuring DesignWare Memory Models for use in simulation, refer to the installed version of the *Simulator Configuration Guide for Synopsys Models*. Or, for the most upto-date version of this manual, see the *Simulator Configuration Guide for Synopsys Models* on the Synopsys external Web.

#### 4.2 Using DesignWare Memory Models

For general information about using DesignWare Memory Models, refer to the installed version of the *DesignWare Memory Model User's Manual*. Or, for the most up-to-date version of this manual, see the *DesignWare Memory Model User's Manual* on the Synopsys external Web.

### 4.3 Using DesignWare SRAM Models

The DesignWare Memory Model documentation set also contains additional usage information that applies to all SRAM DesignWare Memory Models. For more information refer to the installed version of the *SRAM DesignWare Memory Model Reference*. Or, for the most up-to-date version of this manual, see the *SRAM DesignWare Memory Model Reference* on the Synopsys external Web.

#### 4.4 Model Usage Notes

Device pins ub# and lb# modeled as be\_n bus.

### 4.5 Model Port Description

The following table describes the pin interface for this model.

Model Port Description								
Port Name	Direction	Description						
a[15:0]	in	Address Bus						
cs_n	in	Chip Enable						
be_n[1:0]	in	Byte Control						
io[16:1]	inout	IO Data Bus						
oe_n	in	Output Enable						
we_n	in	Write Enable						

## 4.6 Default Attribute Setting

The following table describes the default attribute settings for this model.

Default Attribute Setting							
Model Attribute	Default Value						
DefaultData	11111111111111111						
DelayRange	Max						
MemoryFile	•						
MessageLevel	15						
ModelAlias	•						
ModelConfig	32'h0						
ModelId	-2						
TimingVersion	10						

## 4.7 Timing Data for TimingVersion 10

The following table provides a listing of the timing data values modeled when the model's Timing Version is set to "10".

Timing Data for TimingVersion 10								
Parameter	Min	Тур	Max	Unit	Description			
tAA	10.0	10.0	10.0	ns	Address to Output Data Valid			
tAS	0.0	-	-	ns	Address Setup to Write Start			
tAW	7.0	-	-	ns	Address Setup to Write End			
tBA	5.0	5.0	5.0	ns	Byte Control Asserted to Output Data Valid			
tBHZ	0.0	5.0	5.0	ns	Byte Control Deasserted to Output Data High			
					Z			
tBLZ	0.0	-	-	ns	Byte Control Asserted to Output Data Low Z			
tBW	7.0	-	-	ns	Byte Control Asserted To Write End			
tCO	10.0	10.0	10.0	ns	Chip Enable Asserted to Output Data Valid			
					When Chip Deselect Time (tDESEL) violated			

Timing Data for TimingVersion 10								
tCO2	10.0	10.0	10.0	ns	Chip Enable Asserted to Output Data Valid			
					When Chip Deselect Time (tDESEL) not			
					violated			
tCW	7.0	-	-	ns	Chip Enable Asserted to Write End			
tDH	0.0	1	-	ns	Data Hold from Write End (Chip Enable)			
tDH_BE	0.0	-	-	ns	Data Hold from Write End (Byte Control)			
tDH_WE	0.0	-	-	ns	Data Hold from Write End (Write Enable)			
tDW	5.0	-	-	ns	Data Setup to Write End			
tHZ	0.0	5.0	5.0	ns	Chip Enable Deasserted to Output Data High			
					Z			
tLZ	3.0	-	-	ns	Chip Enable Asserted to Output Data Low Z			
tOE	5.0	5.0	5.0	ns	Output Enable Asserted to Output Data Valid			
tOH	3.0	-	-	ns	Output Data Invalid from Address Change			
tOHZ	0.0	5.0	5.0	ns	Output Enable Deasserted to Output Data			
					High Z			
tOLZ	0.0	-	-	ns	Output Enable Asserted to Output Data Low Z			
tOW	3.0	-	-	ns	Write Enable Deasserted to Output Data Low			
					Z			
tRC	10.0	-	-	ns	Read Cycle Time			
tWC	10.0	-	-	ns	Write cycle time			
tWHZ	0.0	5.0	5.0	ns	Write Enable Asserted to Output Data High Z			
tWP	7.0	-	-	ns	Write Enable Pulse Width (Output Enable is			
					Deasserted)			
tWP1	10.0	-	-	ns	Write Enable Pulse Width (Output Enable is			
					Asserted)			
tWR	0.0	-	-	ns	Address Hold from Write End (Chip Enable)			
tWR_BE	0.0	1	-	ns	Address Hold from Write End (Byte Control)			
tWR_WE	0.0	-	-	ns	Address Hold from Write End (Write Enable)			

## 4.8 Timing Data for TimingVersion 12

The following table provides a listing of the timing data values modeled when the model's Timing Version is set to "12".

Timing Data for TimingVersion 12							
Parameter	Min	Тур	Max	Unit	Description		
tAA	12.0	12.0	12.0	ns	Address to Output Data Valid		
tAS	0.0	-	-	ns	Address Setup to Write Start		
tAW	8.0	-	-	ns	Address Setup to Write End		
tBA	6.0	6.0	6.0	ns	Byte Control Asserted to Output Data Valid		
tBHZ	0.0	6.0	6.0	ns	Byte Control Deasserted to Output Data High		

	Timing Data for TimingVersion 12									
					Z					
tBLZ	0.0	-	-	ns	Byte Control Asserted to Output Data Low Z					
tBW	8.0	-	-	ns	Byte Control Asserted To Write End					
tCO	12.0	12.0	12.0	ns	Chip Enable Asserted to Output Data Valid					
					When Chip Deselect Time (tDESEL) violated					
tCO2	12.0	12.0	12.0	ns	Chip Enable Asserted to Output Data Valid					
					When Chip Deselect Time (tDESEL) not					
					violated					
tCW	8.0	-	-	ns	Chip Enable Asserted to Write End					
tDH	0.0	-	-	ns	Data Hold from Write End (Chip Enable)					
tDH_BE	0.0	-	-	ns	Data Hold from Write End (Byte Control)					
tDH_WE	0.0	-	-	ns	Data Hold from Write End (Write Enable)					
tDW	6.0	-	-	ns	Data Setup to Write End					
tHZ	0.0	6.0	6.0	ns	Chip Enable Deasserted to Output Data High					
					Z					
tLZ	3.0	-	-	ns	Chip Enable Asserted to Output Data Low Z					
tOE	6.0	6.0	6.0	ns	Output Enable Asserted to Output Data Valid					
tOH	3.0	-	-	ns	Output Data Invalid from Address Change					
tOHZ	0.0	6.0	6.0	ns	Output Enable Deasserted to Output Data					
					High Z					
tOLZ	0.0	-	-	ns	Output Enable Asserted to Output Data Low Z					
tOW	3.0	-	-	ns	Write Enable Deasserted to Output Data Low					
					Z					
tRC	12.0	-	-	ns	Read Cycle Time					
tWC	12.0	-	-	ns	Write cycle time					
tWHZ	0.0	6.0	6.0	ns	Write Enable Asserted to Output Data High Z					
tWP	8.0	-	-	ns	Write Enable Pulse Width (Output Enable is					
					Deasserted)					
tWP1	12.0	-	-	ns	Write Enable Pulse Width (Output Enable is					
					Asserted)					
tWR	0.0	-	-	ns	Address Hold from Write End (Chip Enable)					
tWR_BE	0.0	-	-	ns	Address Hold from Write End (Byte Control)					
tWR_WE	0.0	-	-	ns	Address Hold from Write End (Write Enable)					

# 4.9 Timing Data for TimingVersion 15

The following table provides a listing of the timing data values modeled when the model's Timing Version is set to "15".

Timing Data for TimingVersion 15							
Parameter	Min	Тур	Max	Unit	Description		

	Timing Data for TimingVersion 15							
tAA	15.0	15.0	15.0	ns	Address to Output Data Valid			
tAS	0.0	-	-	ns	Address Setup to Write Start			
tAW	9.0	-	-	ns	Address Setup to Write End			
tBA	7.0	7.0	7.0	ns	Byte Control Asserted to Output Data Valid			
tBHZ	0.0	7.0	7.0	ns	Byte Control Deasserted to Output Data High			
					Z			
tBLZ	0.0	-	-	ns	Byte Control Asserted to Output Data Low Z			
tBW	9.0	-	-	ns	Byte Control Asserted To Write End			
tCO	15.0	15.0	15.0	ns	Chip Enable Asserted to Output Data Valid			
					When Chip Deselect Time (tDESEL) violated			
tCO2	15.0	15.0	15.0	ns	Chip Enable Asserted to Output Data Valid			
					When Chip Deselect Time (tDESEL) not			
					violated			
tCW	9.0	-	-	ns	Chip Enable Asserted to Write End			
tDH	0.0	-	-	ns	Data Hold from Write End (Chip Enable)			
tDH_BE	0.0	_	-	ns	Data Hold from Write End (Byte Control)			
tDH_WE	0.0	-	-	ns	Data Hold from Write End (Write Enable)			
tDW	7.0	-	-	ns	Data Setup to Write End			
tHZ	0.0	7.0	7.0	ns	Chip Enable Deasserted to Output Data High			
					Z			
tLZ	3.0	-	-	ns	Chip Enable Asserted to Output Data Low Z			
tOE	7.0	7.0	7.0	ns	Output Enable Asserted to Output Data Valid			
tOH	3.0	_	-	ns	Output Data Invalid from Address Change			
tOHZ	0.0	7.0	7.0	ns	Output Enable Deasserted to Output Data			
					High Z			
tOLZ	0.0	-	-	ns	Output Enable Asserted to Output Data Low Z			
tOW	3.0	-	-	ns	Write Enable Deasserted to Output Data Low			
					Z			
tRC	15.0	-	-	ns	Read Cycle Time			
tWC	15.0	-	-	ns	Write cycle time			
tWHZ	0.0	7.0	7.0	ns	Write Enable Asserted to Output Data High Z			
tWP	9.0	-	-	ns	Write Enable Pulse Width (Output Enable is			
					Deasserted)			
tWP1	15.0	_	-	ns	Write Enable Pulse Width (Output Enable is			
					Asserted)			
tWR	0.0	_	-	ns	Address Hold from Write End (Chip Enable)			
tWR_BE	0.0	-	-	ns	Address Hold from Write End (Byte Control)			
tWR_WE	0.0	-	-	ns	Address Hold from Write End (Write Enable)			

#### 4.10 Verilog Instantiation Example

Following is an example of instantiating this model within Verilog for the VCS simulator. In this example, a subset of the model's simulation attributes (Verilog parameters) are shown set to their default value. For a complete list of supported simulation attributes, see the table in section 4.6.

```
k6r1016c1c_mx_bus example_inst
  (
          ( a
    .a
    .cs_n ( cs_n ),
    .be_n ( be_n ),
    .io (io ),
    .oe_n ( oe_n ),
    .we_n ( we_n )
  );
defparam example_inst.DelayRange
                                    = "Max";
defparam example_inst.MemoryFile
                                    = ".";
defparam example_inst.MessageLevel
                                    = "15";
defparam example_inst.ModelAlias
                                    = ".";
defparam example_inst.ModelId
                                     = "-2";
defparam example_inst.TimingVersion = "10";
```

#### 4.11 VHDL Instantiation Example

Following is an example of instantiating this model within VHDL for the Scirocco simulator. In this example, a subset of the model's simulation attributes (VHDL generics) are shown set to their default value. For a complete list of supported simulation attributes, see the table in section 4.6.

```
example_inst : k6r1016c1c_mx
   generic map (
       DelayRange
                     => "Max",
       MemoryFile
                     => ".",
       MessageLevel => "15",
       ModelAlias
                     => ".",
       ModelId
                     => "-2",
       TimingVersion => "10"
    )
   port map (
            => a,
       cs_n => cs_n,
       be_n => be_n,
        io => io,
       oe_n => oe_n,
       we_n => we_n
    );
```

## 5 k6r1016c1c\_mx Model History

Synopsys publishes model history and bug fixes on the *IP Directory for the k6r1016c1c\_mx*. The behavior of DesignWare Memory Models may also be affected by revisions made to supporting utilities. For information concerning potential utility changes, please refer to *DesignWare Memory Model Release Notes*.