# 1 cy7c197\_mx

• MDL Version: 01011

• Title: 256K x 1 Asynchronous SRAM

• Date: 18-May-2006

• Memory Type: **sram** 

• Vendor: Cypress Semiconductor Corporation

## 2 Timing Selection

This model can be configured to run in either timing-accurate or function-only (no timing) mode. In timing-accurate mode, the model implements both propagational delays and timing checks. In function-only mode, the model propagates output changes immediately and timing checks are disabled.

#### 2.1 Function-only Mode Selection

To run in function-only mode, set the model's Timing Version attribute to "none".

### 2.2 Timing-accurate Timing Version Selection

To run in timing-accurate mode, the model's TimingVersion attribute is set to select the device specific timing associated with a vendor's component. The following table provides a mapping between vendor component names and the corresponding TimingVersion attribute values.

Component to TimingVersion Mapping									
Component Name	TimingVersion								
CY7C197-12	12								
CY7C197-15	15								
CY7C197-20	20								
CY7C197-25	25								
CY7C197-35	35								
CY7C197-45	45								

**Note:** By default, this model uses TimingVersion "12".

#### 3 Sources

The following sources were used as references for behavioral and timing characteristics in the development of this model.

1. Cypress Semiconductor Corporation "August 24, 2001"

## 4 Usage Notes

#### 4.1 Configuring The Model

For information about configuring DesignWare Memory Models for use in simulation, refer to the installed version of the *Simulator Configuration Guide for Synopsys Models*. Or, for the most upto-date version of this manual, see the *Simulator Configuration Guide for Synopsys Models* on the Synopsys external Web.

#### 4.2 Using DesignWare Memory Models

For general information about using DesignWare Memory Models, refer to the installed version of the *DesignWare Memory Model User's Manual*. Or, for the most up-to-date version of this manual, see the *DesignWare Memory Model User's Manual* on the Synopsys external Web.

### 4.3 Using DesignWare SRAM Models

The DesignWare Memory Model documentation set also contains additional usage information that applies to all SRAM DesignWare Memory Models. For more information refer to the installed version of the *SRAM DesignWare Memory Model Reference*. Or, for the most up-to-date version of this manual, see the *SRAM DesignWare Memory Model Reference* on the Synopsys external Web.

#### 4.4 Model Usage Notes

None

### 4.5 Model Port Description

The following table describes the pin interface for this model.

Model Port Description								
Port Name	Direction	Description						
a[17:0]	in	Address Bus						
ce_n	in	Chip Enable						
di	in	Input Data Bus						
do	out	Output Data Bus						
we_n	in	Write Enable						

#### 4.6 Default Attribute Setting

The following table describes the default attribute settings for this model.

Default Attribute Setting								
Model Attribute	Default Value							
DefaultData	1							
DelayRange	Max							
MemoryFile								
MessageLevel	15							
ModelAlias	•							
ModelConfig	32'h0							
ModelId	-2							
TimingVersion	12							

### 4.7 Timing Data for TimingVersion 12

The following table provides a listing of the timing data values modeled when the model's Timing Version is set to "12".

	Timing Data for TimingVersion 12								
Parameter	Min	Тур	Max	Unit	Description				
tAA	12.0	12.0	12.0	ns	Address to Output Data Valid				
tACE	12.0	12.0	12.0	ns	Chip Enable Asserted to Output Data Valid				
					When Chip Deselect Time (tDESEL) violated				
tACE2	12.0	12.0	12.0	ns	Chip Enable Asserted to Output Data Valid				
					When Chip Deselect Time (tDESEL) not				
					violated				
tAW	9.0	-	-	ns	Address Setup to Write End				
tHA	0.0	-	-	ns	Address Hold from Write End (Chip Enable)				
tHA_WE	0.0	-	-	ns	Address Hold from Write End (Write Enable)				
tHD	0.0	-	-	ns	Data Hold from Write End (Chip Enable)				
tHD_WE	0.0	-	-	ns	Data Hold from Write End (Write Enable)				

	Timing Data for TimingVersion 12								
tHZCE	0.0	5.0	5.0	ns	Chip Enable Deasserted to Output Data High				
					Z				
tHZWE	0.0	7.0	7.0	ns	Write Enable Asserted to Output Data High Z				
tLZCE	3.0	-	-	ns	Chip Enable Asserted to Output Data Low Z				
tLZWE	2.0	-	-	ns	Write Enable Deasserted to Output Data Low				
					Z				
tOHA	3.0	-	-	ns	Output Data Invalid from Address Change				
tPWE	8.0	-	-	ns	Write Enable Pulse Width				
tRC	12.0	-	-	ns	Read Cycle Time				
tSA	0.0	-	-	ns	Address Setup to Write Start				
tSCE	9.0	-	-	ns	Chip Enable Asserted to Write End				
tSD	8.0	-	-	ns	Data Setup to Write End				
tWC	12.0	-	-	ns	Write cycle time				

## 4.8 Timing Data for TimingVersion 15

The following table provides a listing of the timing data values modeled when the model's Timing Version is set to "15".

	Timing Data for TimingVersion 15									
Parameter	Min	Тур	Max	Unit	Description					
tAA	15.0	15.0	15.0	ns	Address to Output Data Valid					
tACE	15.0	15.0	15.0	ns	Chip Enable Asserted to Output Data Valid					
					When Chip Deselect Time (tDESEL) violated					
tACE2	15.0	15.0	15.0	ns	Chip Enable Asserted to Output Data Valid					
					When Chip Deselect Time (tDESEL) not					
					violated					
tAW	10.0	-	-	ns	Address Setup to Write End					
tHA	0.0	-	-	ns	Address Hold from Write End (Chip Enable)					
tHA_WE	0.0	-	-	ns	Address Hold from Write End (Write Enable)					
tHD	0.0	-	-	ns	Data Hold from Write End (Chip Enable)					
tHD_WE	0.0	-	-	ns	Data Hold from Write End (Write Enable)					
tHZCE	0.0	7.0	7.0	ns	Chip Enable Deasserted to Output Data High					
					Z					
tHZWE	0.0	7.0	7.0	ns	Write Enable Asserted to Output Data High Z					
tLZCE	3.0	-	-	ns	Chip Enable Asserted to Output Data Low Z					
tLZWE	2.0	-	-	ns	Write Enable Deasserted to Output Data Low					
					Z					
tOHA	3.0	-	-	ns	Output Data Invalid from Address Change					
tPWE	9.0	-	-	ns	Write Enable Pulse Width					
tRC	15.0	-	-	ns	Read Cycle Time					

Timing Data for TimingVersion 15								
tSA 0.0 - ns Address Setup to Write Start								
tSCE	10.0	-	-	ns	Chip Enable Asserted to Write End			
tSD	9.0	-	-	ns	Data Setup to Write End			
tWC	15.0	-	-	ns	Write cycle time			

## 4.9 Timing Data for TimingVersion 20

The following table provides a listing of the timing data values modeled when the model's TimingVersion is set to "20".

Timing Data for TimingVersion 20								
Parameter	Min	Тур	Max	Unit	Description			
tAA	20.0	20.0	20.0	ns	Address to Output Data Valid			
tACE	20.0	20.0	20.0	ns	Chip Enable Asserted to Output Data Valid			
					When Chip Deselect Time (tDESEL) violated			
tACE2	20.0	20.0	20.0	ns	Chip Enable Asserted to Output Data Valid			
					When Chip Deselect Time (tDESEL) not			
					violated			
tAW	15.0	-	-	ns	Address Setup to Write End			
tHA	0.0	-	-	ns	Address Hold from Write End (Chip Enable)			
tHA_WE	0.0	-	-	ns	Address Hold from Write End (Write Enable)			
tHD	0.0	-	-	ns	Data Hold from Write End (Chip Enable)			
tHD_WE	0.0	-	-	ns	Data Hold from Write End (Write Enable)			
tHZCE	0.0	9.0	9.0	ns	Chip Enable Deasserted to Output Data High			
					Z			
tHZWE	0.0	10.0	10.0	ns	Write Enable Asserted to Output Data High Z			
tLZCE	3.0	-	-	ns	Chip Enable Asserted to Output Data Low Z			
tLZWE	3.0	-	-	ns	Write Enable Deasserted to Output Data Low			
					Z			
tOHA	3.0	-	-	ns	Output Data Invalid from Address Change			
tPWE	15.0	-	-	ns	Write Enable Pulse Width			
tRC	20.0	-	-	ns	Read Cycle Time			
tSA	0.0	-	-	ns	Address Setup to Write Start			
tSCE	15.0	-	-	ns	Chip Enable Asserted to Write End			
tSD	10.0	-	-	ns	Data Setup to Write End			
tWC	20.0	-	-	ns	Write cycle time			

### 4.10 Timing Data for TimingVersion 25

The following table provides a listing of the timing data values modeled when the model's Timing Version is set to "25".

Timing Data for TimingVersion 25									
Parameter	Min	Тур	Max	Unit	Description				
tAA	25.0	25.0	25.0	ns	Address to Output Data Valid				
tACE	25.0	25.0	25.0	ns	Chip Enable Asserted to Output Data Valid				
					When Chip Deselect Time (tDESEL) violated				
tACE2	25.0	25.0	25.0	ns	Chip Enable Asserted to Output Data Valid				
					When Chip Deselect Time (tDESEL) not				
					violated				
tAW	20.0	-	-	ns	Address Setup to Write End				
tHA	0.0	_	-	ns	Address Hold from Write End (Chip Enable)				
tHA_WE	0.0	_	-	ns	Address Hold from Write End (Write Enable)				
tHD	0.0	-	-	ns	Data Hold from Write End (Chip Enable)				
tHD_WE	0.0	_	-	ns	Data Hold from Write End (Write Enable)				
tHZCE	0.0	11.0	11.0	ns	Chip Enable Deasserted to Output Data High				
					Z				
tHZWE	0.0	11.0	11.0	ns	Write Enable Asserted to Output Data High Z				
tLZCE	3.0	-	-	ns	Chip Enable Asserted to Output Data Low Z				
tLZWE	3.0	-	-	ns	Write Enable Deasserted to Output Data Low				
					Z				
tOHA	3.0	-	-	ns	Output Data Invalid from Address Change				
tPWE	20.0	-	-	ns	Write Enable Pulse Width				
tRC	25.0	-	-	ns	Read Cycle Time				
tSA	0.0	-	-	ns	Address Setup to Write Start				
tSCE	20.0	-	-	ns	Chip Enable Asserted to Write End				
tSD	15.0	-	-	ns	Data Setup to Write End				
tWC	25.0	-	-	ns	Write cycle time				

## 4.11 Timing Data for TimingVersion 35

The following table provides a listing of the timing data values modeled when the model's Timing Version is set to "35".

Timing Data for TimingVersion 35							
Parameter Min Typ Max Unit Description							
tAA	35.0	35.0	35.0	ns	Address to Output Data Valid		
tACE	35.0	35.0	35.0	ns	Chip Enable Asserted to Output Data Valid		
					When Chip Deselect Time (tDESEL) violated		

Timing Data for TimingVersion 35								
tACE2	35.0	35.0	35.0	ns	Chip Enable Asserted to Output Data Valid			
					When Chip Deselect Time (tDESEL) not			
					violated			
tAW	30.0	-	-	ns	Address Setup to Write End			
tHA	0.0	-	-	ns	Address Hold from Write End (Chip Enable)			
tHA_WE	0.0	ı	ı	ns	Address Hold from Write End (Write Enable)			
tHD	0.0	-	-	ns	Data Hold from Write End (Chip Enable)			
tHD_WE	0.0	-	-	ns	Data Hold from Write End (Write Enable)			
tHZCE	0.0	15.0	15.0	ns	Chip Enable Deasserted to Output Data High			
					Z			
tHZWE	0.0	15.0	15.0	ns	Write Enable Asserted to Output Data High Z			
tLZCE	3.0	-	-	ns	Chip Enable Asserted to Output Data Low Z			
tLZWE	3.0	-	-	ns	Write Enable Deasserted to Output Data Low			
					Z			
tOHA	3.0	-	-	ns	Output Data Invalid from Address Change			
tPWE	25.0	-	-	ns	Write Enable Pulse Width			
tRC	35.0	-	-	ns	Read Cycle Time			
tSA	0.0	-	-	ns	Address Setup to Write Start			
tSCE	30.0	-	-	ns	Chip Enable Asserted to Write End			
tSD	17.0	-	-	ns	Data Setup to Write End			
tWC	35.0	-	-	ns	Write cycle time			

## 4.12 Timing Data for TimingVersion 45

The following table provides a listing of the timing data values modeled when the model's Timing Version is set to "45".

	Timing Data for TimingVersion 45								
Parameter	Min	Тур	Max	Unit	Description				
tAA	45.0	45.0	45.0	ns	Address to Output Data Valid				
tACE	45.0	45.0	45.0	ns	Chip Enable Asserted to Output Data Valid				
					When Chip Deselect Time (tDESEL) violated				
tACE2	45.0	45.0	45.0	ns	Chip Enable Asserted to Output Data Valid				
					When Chip Deselect Time (tDESEL) not				
					violated				
tAW	40.0	-	-	ns	Address Setup to Write End				
tHA	0.0	-	-	ns	Address Hold from Write End (Chip Enable)				
tHA_WE	0.0	-	-	ns	Address Hold from Write End (Write Enable)				
tHD	0.0	-	-	ns	Data Hold from Write End (Chip Enable)				
tHD_WE	0.0	-	-	ns	Data Hold from Write End (Write Enable)				
tHZCE	0.0	15.0	15.0	ns	Chip Enable Deasserted to Output Data High				

Timing Data for TimingVersion 45					
					Z
tHZWE	0.0	15.0	15.0	ns	Write Enable Asserted to Output Data High Z
tLZCE	3.0	-	-	ns	Chip Enable Asserted to Output Data Low Z
tLZWE	3.0	-	-	ns	Write Enable Deasserted to Output Data Low
					Z
tOHA	3.0	-	-	ns	Output Data Invalid from Address Change
tPWE	30.0	-	-	ns	Write Enable Pulse Width
tRC	45.0	-	-	ns	Read Cycle Time
tSA	0.0	-	-	ns	Address Setup to Write Start
tSCE	40.0	-	-	ns	Chip Enable Asserted to Write End
tSD	20.0	-	-	ns	Data Setup to Write End
tWC	45.0	-	-	ns	Write cycle time

### 4.13 Verilog Instantiation Example

Following is an example of instantiating this model within Verilog for the VCS simulator. In this example, a subset of the model's simulation attributes (Verilog parameters) are shown set to their default value. For a complete list of supported simulation attributes, see the table in section 4.6.

```
cy7c197_mx_bus example_inst
                 ),
    .a
          ( a
    .ce_n ( ce_n ),
    .di
          ( di
    .do
          ( do
                 ),
    .we_n ( we_n )
defparam example_inst.DelayRange
                                     = "Max";
defparam example_inst.MemoryFile
                                     = ".";
defparam example_inst.MessageLevel
                                     = "15";
defparam example_inst.ModelAlias
                                     = ".";
defparam example_inst.ModelId
                                     = "-2";
defparam example_inst.TimingVersion = "12";
```

#### 4.14 VHDL Instantiation Example

Following is an example of instantiating this model within VHDL for the Scirocco simulator. In this example, a subset of the model's simulation attributes (VHDL generics) are shown set to their default value. For a complete list of supported simulation attributes, see the table in section 4.6.

```
example_inst : cy7c197_mx
   generic map (
       DelayRange
                     => "Max",
       MemoryFile
                     => ".",
       MessageLevel => "15",
       ModelAlias
                     => ".",
       ModelId
                     => "-2",
       TimingVersion => "12"
    )
   port map (
            => a,
       ce_n => ce_n,
       di
            => di,
       do
             => do,
       we_n => we_n
    );
```

# 5 cy7c197\_mx Model History

Synopsys publishes model history and bug fixes on the *IP Directory for the cy7c197\_mx*. The behavior of DesignWare Memory Models may also be affected by revisions made to supporting utilities. For information concerning potential utility changes, please refer to *DesignWare Memory Model Release Notes*.