

## SC-61860 Instruction Set and Register Description

Compiled by Leonidas Tolias

### Register Summary

Register	Address	Common Use	Processor Summary
<b>I</b>	0x00	Length of Block Operations	The SC-61860 has 96 bytes of internal Random Access Memory used for Registers and the stack. The last four bytes are used for I/O. The 61680 also has a 16 bit Program Counter (PC), and a 16 bit Data Pointer (DP). The Arithmetic Logic Unit has a carry flag (c) and a zero flag (z). There is an internal register D which cannot be accessed by machine instructions. It is filled from I or J during block operations. There are also three 7 bit registers used to address the internal RAM: the stack pointer R, and P and Q which point to the starting addresses of block operations.
<b>J</b>	0x01	Length of Block Operations	
<b>A</b>	0x02	Accumulator	
<b>B</b>	0x03	Accumulator	
<b>XI</b>	0x04	Low Byte of 16 bit Pointer for Read Operations	
<b>Xh</b>	0x05	High Byte of 16 bit Pointer for Read Operations	
<b>YI</b>	0x06	Low Byte of 16 bit Pointer for Write Operations	
<b>Yh</b>	0x07	High Byte of 16 bit Pointer for Write Operations	
<b>K - N</b>	0x08 - 0x0B	General Purpose registers	
<b>Stack</b>	0x0C - 0x5B	Stack	
<b>IA</b>	0x5C	Inport A	
<b>IB</b>	0x5D	Inport B	
<b>FO</b>	0x5E	Outport F	
<b>COUT</b>	0x5F	Control Port	

### CPU Control

Mnemonic	Description	Operation	Hex	Flag	Cycle	Bytes
<b>NOPW</b>	N/A No Operation	none	0x4d	N/A	2	1
<b>NOPT</b>	N/A No Operation	none	0xce	N/A	3	1
<b>WAIT</b>	n Wait 6 + n cycles	none	0x4e	N/A	6+n	2
<b>WAITI</b>	N/A Wait 5 + 4 * I	none	0x4f	N/A	5+4*I	1
<b>CUP</b>	N/A Synonym for WAITJ	comp of CDN?	0x4f	Z	???	1
<b>SC</b>	N/A Set C and Z	1 -> C; 1 -> Z	0xd0	C,Z	2	1
<b>RC</b>	N/A Clear C and Set Z	0 -> C; 1 -> Z	0xd1	C,Z	2	1
<b>PUSH</b>	N/A Push A onto the Stack	R - 1 --> R, A --> (R)	0x34	N/A	3	1
<b>POP</b>	N/A Pop top of Stack into A	(R) --> A, R + 1 --> R	0x5b	N/A	2	1
<b>LEAVE</b>	N/A Clear top of Stack	0 --> (R)	0xd8	N/A	2	1
<b>CALL</b>	nm Calls routine at adress	push PC; PC = nm	0x78,n,m	N/A	8	3
<b>CAL</b>	nm nm <= 0x1fff, i byte less than CALL	push PC; PC = nm	0xe0+n,m	N/A	7	3
<b>RTN</b>	N/A Return to call statement (ends routine)	[R,R+1] -> PC; R += 2	0x37	N/A	4	1

### Jumps

Mnemonic	Description	Operation	Hex	Flag	Cycle	Bytes
<b>JP</b>	nm Jump to Address	nm -> PC	0x79,n,m	N/A	6	3
<b>JPZ</b>	nm Jump to Address if Z	if C=0 nm -> PC else PC += 3	0x7e,n,m	N/A	6	3
<b>JPNZ</b>	nm Jump to Address if not Z	if C=0 nm -> PC else PC += 3	0x7c,n,m	N/A	6	3
<b>JPC</b>	nm Jump to Address if C	if C=0 nm -> PC else PC += 3	0x7f,n,m	N/A	6	3
<b>JPNC</b>	nm Jump to Address if not C	if C=0 nm -> PC else PC += 3	0x7d,n,m	N/A	6	3
<b>PTC</b>	Prepare Table Jump				9	
<b>-----&gt;&gt;</b>	PTJ:0x7a/DTJ:0x69, CPCAL/DTLRA,CASE1/CASE2, SETT,JST are PTC synonyr	??????	?????	?????		
<b>JRP</b>	n Jump Relative Forward (plus)	PC += 1 + n	0x2c,n	N/A	7	2
<b>JRZP</b>	n Jump Relative if Z Forward (plus)	if Z=1 PC += 1 + n else PC += 2	0x38,n	N/A	7/4	2
<b>JRNZP</b>	n Jump Relative if not Z Forward (plus)	if Z=0 PC += 1 + n else PC += 2	0x28,n	N/A	7/4	2
<b>JRCP</b>	n Jump Relative if C Forward (plus)	if C=1 PC += 1 + n else PC += 2	0x3a,n	N/A	7/4	2
<b>JRNCP</b>	n Jump Relative if not C Forward (minus)	if C=0 PC += 1 + n else PC += 2	0x2a,n	N/A	7/4	2
<b>JRM</b>	n Jump Relative Backward (minus)	PC += 1 - n	0x2d,n	N/A	7	2
<b>JRZM</b>	n Jump Relative if Z Backward (minus)	if Z=1 PC += 1 - n else PC += 2	0x39,n	N/A	7/4	2
<b>JRNZM</b>	n Jump Relative if not Z Backward (minus)	if Z=0 PC += 1 - n else PC += 2	0x29,n	N/A	7/4	2
<b>JRCM</b>	n Jump Relative if C Backward (minus)	if C=1 PC += 1 - n else PC += 2	0x3b,n	N/A	7/4	2
<b>JRNCM</b>	n Jump Backward Relative to PC if C is 0	if C=0 PC += 1 - n else PC += 2	0x2b,n		7/4	2

## Arithmetic

Mnemonic		Operation	Function	Hex	Flag	Cycle	Bytes
<b>ADIA</b>	n	Add Immediate to A	$A + n \rightarrow A$	0x74, n	C,Z	4	2
<b>SBIA</b>	n	Subtract Immediate from A	$A - n \rightarrow A$	0x75, n	C,Z	4	2
<b>ADIM</b>	n	Add Immediate to (P)	$(P) + n \rightarrow (P)$	0x70, n	C,Z	4	2
<b>SBIM</b>	n	Subtract Immediate from (P)	$(P) - n \rightarrow (P)$	0x71, n	C,Z	4	2
<b>ADM</b>	N/A	Add Accumulator into (P)	$(P) + A \rightarrow (P)$	0x44	C,Z	3	1
<b>SBM</b>	N/A	Subtract Accumulator from (P)	$(P) - A \rightarrow (P)$	0x45	C,Z	3	1
<b>ADCM</b>	N/A	ADM with carry	$(P) + A \rightarrow (P)$ , with carry	0xc4	C,Z	3	1
<b>SBCM</b>	N/A	SBM with carry	$(P) - A \rightarrow (P)$ , with carry	0xc5	C,Z	3	1
<b>ADB</b>	N/A	16 bit ADM	$(P) + A \rightarrow (P)$ , 16 bit	0x14	C,Z	5	1
<b>SBB</b>	N/A	16 bit SBM	$(P) - A \rightarrow (P)$ , 16 bit	0x15	C,Z	5	1
<b>ADN</b>	N/A	ADM with BCD addition for I + 1 bytes	$(P) + A \rightarrow (P)$ , BCD, I+1 bytes	0x0c	C,Z	7+3*I	1
<b>SBN</b>	N/A	SBM with BCD addition for I + 1 bytes	$(P) - A \rightarrow (P)$ , BCD, I+1 bytes	0x0d	C,Z	7+3*I	1
<b>ADW</b>	N/A	Add (Q) to P, BCD, I + 1 bytes	$(P) + (Q) \rightarrow (P)$ , BCD, I+1 bytes	0x0e	C,Z	7+3*I	1
<b>SBW</b>	N/A	Subtract (Q) from P, BCD, I + 1 bytes	$(P) - (Q) \rightarrow (P)$ , BCD, I+1 bytes	0x0f	C,Z	7+3*I	1
<b>INC[Reg]</b>	N/A	Increment Register P,I,J,A,B,K,L,M,N	$[Reg] + 1 \rightarrow [Reg]$	See Next	C,Z	4	1
----->>	<b>A:</b> 0x42 <b>B:</b> 0xc2 <b>I:</b> 0x40 <b>J:</b> 0xc0 <b>K:</b> 0x48 <b>L:</b> 0xc8 <b>M:</b> 0x4a <b>N:</b> 0xca <b>P:</b> 0x50						1
<b>DEC[Reg]</b>	N/A	Decrement Register P,I,J,A,B,K,L,M,N	$[Reg] - 1 \rightarrow [Reg]$	See Next	C,Z	4	1
----->>	<b>A:</b> 0x43 <b>B:</b> 0xc3 <b>I:</b> 0x41 <b>J:</b> 0xc1 <b>K:</b> 0x49 <b>L:</b> 0xc9 <b>M:</b> 0x4b <b>N:</b> 0xcb <b>P:</b> 0x51						1
<b>IX</b>	N/A	Increment X, Load X into Data Pointer	$X + 1 \rightarrow X$ , $X \rightarrow DP$	0x04	N/A	6	1
<b>DX</b>	N/A	Decrement X, Load X into Data Pointer	$X - 1 \rightarrow X$ , $X \rightarrow DP$	0x05	N/A	6	1
<b>IY</b>	N/A	Increment Y, Load Y into Data Pointer	$Y + 1 \rightarrow Y$ , $Y \rightarrow DP$	0x06	N/A	6	1
<b>DY</b>	N/A	Decrement Y, Load Y into Data Pointer	$Y - 1 \rightarrow Y$ , $Y \rightarrow DP$	0x07	N/A	6	1
<b>IXL</b>	N/A	IX plus LDD	$X + 1 \rightarrow X$ , $X \rightarrow DP$ , $(DP) \rightarrow A$	0x24	N/A	7	1
<b>DXL</b>	N/A	DX plus LDD	$X - 1 \rightarrow X$ , $X \rightarrow DP$ , $(DP) \rightarrow A$	0x25	N/A	7	1
<b>IYS</b>	N/A	IY plus STD	$Y + 1 \rightarrow Y$ , $Y \rightarrow DP$ , $A \rightarrow (DP)$	0x26	N/A	6	1
<b>DYS</b>	N/A	DY plus STD	$Y - 1 \rightarrow Y$ , $Y \rightarrow DP$ , $A \rightarrow (DP)$	0x27	N/A	6	1

## Fill, Shift, Compare

Mnemonic		Description	Operation	Hex	Flag	Cycle	
<b>FILM</b>	N/A	Load A into I + 1 bytes of (P)	$A \rightarrow (P)$ , I+1 bytes	0x1e	N/A	5+I	1
<b>FILD</b>	N/A	Load A into I + 1 bytes of (DP)	$A \rightarrow (DP)$ , I+1 bytes	0x1f	N/A	4+3*I	1
<b>SRW</b>	N/A	Shift I + 1 bytes in (P) a word 4 bits right	$(P) \gg 4$ , I+1 bytes	0x1c	N/A	5+I	1
<b>SLW</b>	N/A	Shift I + 1 bytes in (P) a word 4 bits left	$(P) \ll 4$ , I+1 bytes	0x1d	N/A	5+I	1
<b>SR</b>	N/A	Shift A 1 bit right with carry	$A \gg 1$ , w/carry	0xd2	C	2	1
<b>SL</b>	N/A	Shift A 1 bit left with carry	$A \ll 1$ , w/carry	0x5a	C	2	1
<b>SWP</b>	N/A	Swap high and low nibble of A	$Ah \leftrightarrow Al$	0x58	N/A	2	1
<b>CPIA</b>	n	Compare A and n and set c,z	$A - n \rightarrow c,z$	0x67, n	Z,C	4	2
<b>CPIM</b>	n	Compare (P) and n and set c,z	$(P) - n \rightarrow c,z$	0x63, n	Z,C	4	2
<b>CPMA</b>	N/A	Compare (P) and A and set c,z	$(P) - A \rightarrow c,z$	0xc7	Z,C	3	1
<b>TSIA</b>	n	Logical AND A and n and set z if 1	$A \& n \rightarrow z$	0x66, n	N/A	4	2
<b>TSIM</b>	n	Logical AND (P) and n and set z if 1	$(P) \& n \rightarrow z$	0x62, n	N/A	4	2
<b>TSID</b>	n	Logical AND (DP) and n and set z if 1	$(DP) \& n \rightarrow z$	0xd6, n	N/A	6	2
<b>TSIP</b>	N/A	Logical AND (P) and A and set z if 1	$(P) \& A \rightarrow z$				1

## Logic

Mnemonic		Operation	Function	Hex	Flag	Cycle	
<b>ANIA</b>	n	Logical AND A and n into A	$A \& n \rightarrow A$	0x64, n	Z	4	2
<b>ORIA</b>	n	Logical OR A and n into A	$A   n \rightarrow A$	0x65, n	Z	4	2
<b>ANIM</b>	n	Logical AND (P) and n into (P)	$(P) \& n \rightarrow (P)$	0x60, n	Z	4	2
<b>ORIM</b>	n	Logical OR (P) and n into (P)	$(P)   n \rightarrow (P)$	0x61, n	Z	4	2
<b>ANID</b>	n	Logical AND (DP) and n into (DP)	$(DP) \& n \rightarrow (DP)$	0xd4, n	Z	6	2
<b>ORID</b>	n	Logical OR (DP) and n into (DP)	$(DP)   n \rightarrow (DP)$	0xd5, n	Z	6	2
<b>ANMA</b>	N/A	Logical AND (P) and A into (P)	$(P) \& A \rightarrow (P)$	0x46	Z	3	1
<b>ORMA</b>	N/A	Logical OR (P) and A into (P)	$(P)   A \rightarrow (P)$	0x47	Z	3	1

## Load/Store, Move, Exchange, I/O

Mnemonic		Description	Operation	Hex	Flag	Cycle	
<b>LI[Reg]</b>	n	Load Immediate to Register I,J,A,B,P,Q	$n \rightarrow [Reg]$	See Next	N/A	4	2
<b>-----&gt;&gt;</b>	<b>I: 0x00 J: 0x01 A: 0x02 B: 0x03 P: 0x12 Q: 0x13</b>						<b>2</b>
<b>LIDP</b>	nm	Load Immediate to DP	$n \rightarrow DP$	0x10	N/A	8	3
<b>LIDL</b>	n	Load Immediate to low byte of DP	$n \rightarrow DL$	0x11	N/A	5	2
<b>LP</b>	n	One Byte Version of LIP	$n \rightarrow P$				2
<b>RA</b>	N/A	Same as LIA 0 but takes One Byte	$0 \rightarrow A$	0x23	N/A	2	1
<b>CLRA</b>	N/A	Synonym of RA	$0 \rightarrow A$				1
<b>LD[Reg]</b>	N/A	Load Register P,Q,R, into Accumulator	$[Reg] \rightarrow A$		N/A	2	1
<b>-----&gt;&gt;</b>	<b>P: 0x20 Q: 0x21 R: 0x22</b>						<b>1</b>
<b>LDM</b>	N/A	Load (P) into Accumulator	$(P) \rightarrow A$	0x59	N/A	2	1
<b>LDD</b>	N/A	Load (DP) into Accumulator	$(DP) \rightarrow A$	0x57	N/A	3	1
<b>ST[Reg]</b>	N/A	Store Accumulator in Register P,Q,R	$A \rightarrow [Reg]$	See Next	N/A	2	1
<b>-----&gt;&gt;</b>	<b>P: 0x30 Q: 0x31 R: 0x32</b>						<b>1</b>
<b>STD</b>	N/A	Store Accumulator in (DP)	$A \rightarrow (DP)$	0x52	N/A	2	1
<b>MVDM</b>	N/A	Move (P) into (DP)	$(P) \rightarrow (DP)$	0x53	N/A	3	1
<b>MVMD</b>	N/A	Move (DP) into (P)	$(DP) \rightarrow (P)$	0x55	N/A	3	1
<b>EXAB</b>	N/A	Exchange A and B	$A \leftrightarrow B$	0xda	N/A	3	1
<b>EXAM</b>	N/A	Exchange A and (P)	$A \leftrightarrow (P)$	0xdb	N/A	3	1
<b>MVW</b>	N/A	Move I + 1 bytes of (Q) into (P)	$(Q) \rightarrow P, I+1 \text{ bytes}$	0x08	N/A	5+2*J	1
<b>MVB</b>	N/A	Move J + 1 bytes of (Q) into (P)	$(Q) \rightarrow P, J+1 \text{ bytes}$	0x0a	N/A	5+2*J	1
<b>MVWB</b>	N/A	Move I + 1 bytes of (DP) into (P)	$(DP) \rightarrow (P), I+1 \text{ bytes}$	0x18	N/A	5+4*J	1
<b>MVBD</b>	N/A	Move J + 1 bytes of (DP) into (P)	$(DP) \rightarrow (P), I+1 \text{ bytes}$	0x1a	N/A	5+4*J	1
<b>DATA</b>	N/A	Move I + 1 bytes of (B,A) into (P)	$(B,A) \rightarrow (P), I+1 \text{ bytes}$	0x35	N/A	11+4*I	1
<b>EXW</b>	N/A	Exchange I + 1 bytes of (Q) and (P)	$(Q) \leftrightarrow (P), I+1 \text{ bytes}$	0x09	N/A	6+3*J	1
<b>EXB</b>	N/A	Exchange J + 1 bytes of (Q) and (P)	$(Q) \leftrightarrow P, J+1 \text{ bytes}$	0x0b	N/A	6+3*J	1
<b>EXWD</b>	N/A	Exchange I + 1 bytes of (DP) and (P)	$(DP) \leftrightarrow (P), I+1 \text{ bytes}$	0x19	N/A	7+6*J	1
<b>EXBD</b>	N/A	Exchange J + 1 bytes of (DP) and (P)	$(DP) \leftrightarrow (P), J+1 \text{ bytes}$	0x1b	N/A	7+6*J	1
<b>INA</b>	N/A	Load IA into Accumulator	$IA \rightarrow A$	0x4c	N/A	2	1
<b>INB</b>	N/A	Load IB into Accumulator	$IB \rightarrow A$	0xcc	N/A	2	1
<b>OUTA</b>	N/A	Load Accumulator into OUTA	$A \rightarrow AOUT$	0x5d	N/A	3	1
<b>OUTF</b>	N/A	Load Accumulator into OUTF	$A \rightarrow FOUT$	0x5f	N/A	3	1
<b>OUTC</b>	N/A	Load Accumulator into Control Port	$A \rightarrow COUT$	0xdf	N/A	2	1

## Unknown

Mnemonic		Description	Operation	Hex	Flag	Cycle	
<b>READM</b>	N/A	Load (PC + 1) into (P)	(PC + 1) -> (P)	0x54	N/A	3	1
<b>READ</b>	N/A	Load (PC + 1) into Accumulator	(PC + 1) -> A	0x56	N/A	3	1
<b>LPI</b>			I -> P ?	0x80	N/A	2	
<b>TSMA</b>	N/A		(P) and A -> Z	0xc6	N/A	3	1
<b>OUTB</b>	N/A		(5D) -> IB-Port	0xdd	N/A	2	1
<b>TEST</b>	n			0x6b, n	Z	4	2
<b>LOOP</b>	n			0x2f,n			2