AionSi
Driven by Commitment

PCIe Verification Readiness Guide



AIONSI ENGINEERING FIELD GUIDE

From protocol complexity to verification confidence

A practical guide for engineering leaders, PCIe verification architects and SoC teams planning evidence-based sign-off.

PCIe verification is not simply a matter of generating traffic and closing coverage. It requires a controlled strategy across link training, data integrity, transaction behaviour, error recovery and the exact feature set implemented in the design.

CHAPTER	WHAT YOU WILL REVIEW
01	Verification scope and three protocol layers
02	Link training, LTSSM and PHY-facing digital checks
03	Non-FLIT Data Link Layer and Transaction Layer
04	Generation-aware verification: Gen 4, Gen 5 and Gen 6
05	PCIe 6.0 FLIT, FEC, CRC and replay verification
06	UVM architecture, assertions and functional coverage
07	Regression readiness, risk mitigation and sign-off

HOW TO USE THIS EBOOK

Use each chapter as a review prompt. Tailor the checks to the licensed PCI Express Base Specification, applicable ECNs, IP integration guide and project verification plan.

Before execution: baseline generation, revision, port role, speed, width, supported modes, enabled features and verification boundary.


At sign-off: retain test, assertion, coverage, regression and bug-disposition evidence tied to the exact design revision.

Engineering principle: a passing regression or aggregate coverage number alone is not proof of readiness. Sign-off requires traceable evidence across supported configurations, error paths and recovery behaviour.

CHAPTER 01

Build verification around the protocol layers

Organize the verification plan by protocol responsibility, then map requirements to stimulus, checking and evidence.



PHYSICAL / LINK LAYER

What matters

- LTSSM state progression and link training.
- Speed / width negotiation and lane handling.
- Equalization, retraining and supported power states.

Evidence

State transition coverage, negotiated link matrix, ordered-set checks, timeout assertions and recovery traces.

DATA LINK + TRANSACTION LAYERS

Data Link

- Integrity, sequence / acknowledgement behaviour.
- Flow-control credits, replay and recovery.

Transaction

- TLP formats, requests and completions.
- Ordering, tags, routing and enabled optional features.

Evidence

Scoreboard results, protocol assertions, feature coverage and error-path tests.

DEFINE THE VERIFICATION BOUNDARY

Separate controller RTL verification, PHY digital-interface checks, VIP-based protocol verification and SoC integration. These are related but distinct scopes.

Record the Base Specification revision, port role, generation, link width, speed, lane configuration, supported operating modes and optional features before defining test objectives.

CHAPTER 02

Link training, LTSSM and PHY-facing verification

Prove that the link reaches its intended operating point—and that it can recover predictably when conditions change.

A. LTSSM & LINK BRING-UP

Core scenarios

• Reset sequencing, Detect and receiver-detection outcomes, including absent or delayed partner response.
• Polling / Configuration ordered-set handling, TS1 / TS2 sequencing and lane / width negotiation.
• Speed negotiation, lane reversal, polarity inversion and supported lane degradation.
• Equalization phases and coefficient request / response behaviour for applicable generations.
• Retraining, hot reset and recovery initiated during traffic or power changes.

Assertions & coverage

• Legal / prohibited state transitions and state timeout bounds.
• State × speed × width × lane configuration × recovery trigger.
• Malformed training sequences and bounded recovery.

B. PHY-FACING DIGITAL CHECKS

Digital interface focus

• Controller-to-PHY / PIPE handshakes and status indications within the agreed boundary.
• Reset, clocking, rate change, power-state handshakes and electrical-idle indications.
• Lane status, supported loopback / test modes and equalization control/status exchanges.
• Transitions during traffic, reset, retraining and recovery.

Scope boundary

Digital protocol verification is not analog electrical compliance, channel characterization, jitter, eye or signal-integrity sign-off. State which PHY deliverables are included.

EVIDENCE TO RETAIN

LTSSM state and transition coverage • negotiated speed / width matrix • lane status • ordered-set checks • timeout assertions • rate-change sequences • reproducible seeds and test configurations.

CHAPTER 03

Reliable delivery and correct transaction behaviour

Keep conventional non-FLIT reliability mechanisms distinct from PCIe 6.0 FLIT-mode behaviour.

A. DATA LINK LAYER — NON-FLIT

Protocol checks

- TLP LCRC generation / checking and sequence-number progression.
- ACK / NAK DLLP timing, sequence validation and unexpected control packets.
- Replay buffer allocation, wraparound, release, timeout and retransmission.
- Flow-control credit initialization, updates, consumption, return and accounting.
- DLLP legality, ordering, link-level error handling and recovery.

Stress scenarios

- Delayed ACK / NAK and replay timeout boundaries.
- Near-full replay buffer and sustained replay pressure.
- Credit starvation and accounting boundaries.
- Corrupted TLPs and malformed DLLPs where supported.

B. TRANSACTION LAYER

Functional verification

- TLP types, headers, payload lengths, attributes, tags and byte enables.
- Requests and completions: status, byte count, lower address and tag matching.
- Ordering across traffic classes and applicable attributes.
- Tag allocation, reuse, exhaustion and out-of-order completions.
- Configuration accesses and enabled capabilities.

End-to-end stress

- Mixed read / write traffic with many outstanding requests.
- Completion timeout, unsupported request and completer abort.
- Backpressure, congestion, buffer exhaustion and completion reordering.
- Cross-layer correlation of link errors and transaction outcomes.

MODE DISTINCTION

This chapter describes conventional non-FLIT operation. Do not reuse TLP-level LCRC / ACK-NAK / replay assumptions as the PCIe 6.0 FLIT-mode verification model.

CHAPTER 04

Generation-aware verification: Gen 4, Gen 5 and Gen 6

Parameterize verification by generation, operating mode and enabled feature set. Avoid copying one test plan unchanged across generations.

GENERATION	PROTOCOL CONTEXT	VERIFICATION EMPHASIS
PCIe Gen 4	16.0 GT/s; NRZ; conventional non-FLIT operation.	Speed / width, equalization, LCRC, DLLP, replay, flow control and transaction scenarios.
PCIe Gen 5	32.0 GT/s; NRZ; conventional non-FLIT operation.	Higher-throughput stress, equalization, buffering, replay and recovery across supported configurations.
PCIe Gen 6	64.0 GT/s; PAM4; FLIT-mode operation for the new high-speed mode.	FLIT formation / parsing, FEC, CRC, FLIT-level replay and applicable mode-transition scenarios.

WHAT CHANGES AS THE GENERATION ADVANCES?

- Verify the supported speed and width matrix for each port configuration.
- Exercise equalization and link training appropriate to the generation.
- Stress throughput, buffering, concurrency and recovery under realistic traffic.
- Keep protocol-mode assumptions explicit in sequences, checkers and scoreboards.

CONFIGURATION MATRIX

- Generation × speed × width × lane configuration.
- Port role × optional feature × power state.
- Normal traffic × error injection × recovery path.
- Track unsupported combinations as out of scope with documented rationale.

Design rule: a generation label alone is not enough. Tie each test to the exact implementation, negotiated mode and specification revision.

CHAPTER 05

PCIe 6.0: FLIT, FEC, CRC and replay

PCIe 6.0 introduces a different high-speed operating model. Verification must explicitly cover FLIT-mode structure and error handling.

A. FLIT STRUCTURE & HANDLING

Stimulus and checking

- Verify 256-byte FLIT formation, parsing, framing and boundary handling.
- Exercise multiple TLPs packed into one FLIT and TLPs spanning FLIT boundaries, as applicable.
- Check supported data-link information and control handling in FLIT mode.
- Exercise malformed FLIT content and unexpected sequence / status conditions.

Coverage / observability

- FLIT occupancy, packing combinations and boundary conditions.
- Scoreboard correlation of transmitted and received payloads.
- FLIT traces, parser errors and reproducible fault-injection seeds.

B. FEC, CRC & REPLAY

Error scenarios

- Inject correctable and uncorrectable error conditions at supported verification points.
- Check FEC correction and CRC detection of residual corruption.
- Exercise FLIT replay triggers, acknowledgement behaviour and replay boundaries.
- Stress repeated errors, recovery and sustained-error handling.

Sign-off evidence

- Error counters and recovery observability.
- Proof that corrupted data is not silently accepted.
- Correlation of injected faults with FEC / CRC / replay outcomes.

SCOPE GUARDRAIL

Apply PCIe 6.0-specific PAM4 / FLIT checks only to the relevant implementation and operating mode. Confirm detailed rules against the licensed Base Specification and applicable ECNs.

CHAPTER 06

Build a verification architecture that explains the evidence

A credible verification strategy connects stimulus, protocol checking, observability, debug and coverage closure.

PCIe DUT / Controller / Subsystem

TX & RX UVM Agents | Sequencers • Drivers • Monitors | VIP / BFM as applicable

Protocol Scoreboard / Reference Model | TLP • DLLP / FLIT • Ordering • Flow Control • Replay

Assertions & Protocol Checkers | Functional Coverage Model

Regression • Failure Triage • Coverage Closure • Sign-off Evidence

A. UVM ENVIRONMENT STRATEGY

- Separate agents / monitors by DUT interface and verification boundary.
- Use protocol-aware sequences for legal, illegal, stress, reset and recovery traffic.
- Build scoreboards for ordering, completion matching, credit / replay and end-to-end data integrity.
- Make generation, speed, width and feature configuration explicit and reproducible.
- Separate DUT failures from checker, VIP and infrastructure failures.

B. ASSERTIONS & FUNCTIONAL COVERAGE

- Check state transitions, handshakes, ordering, credit rules, timeout and protocol invariants.
- Review assertion disablement, masking and vacuous passes; require approved rationale.
- Cross generation × speed × width × feature × error / recovery path.
- Review uncovered bins and exclusions with technical rationale.
- Archive databases, reports, waivers and source revision identifiers.

ARCHITECTURE NOTE

This is a conceptual UVM architecture. Agent topology, monitors, scoreboards and checkers must match the DUT boundary, VIP choice and project verification plan.

CHAPTER 07

Regression readiness, risk mitigation and sign-off

A green regression is necessary but insufficient. Readiness requires stable runs, understood failures and traceable closure evidence.

A. REGRESSION CONTROLS

- Baseline RTL, testbench, VIP, simulator, scripts and configuration versions.
- Maintain smoke, directed, constrained-random, negative, stress and recovery suites.
- Track pass rate, failure classification, flaky tests, timeouts, rerun rate and runtime trend.
- Require sign-off runs against exact release-candidate RTL and configuration.
- Archive seeds, manifests, logs, coverage databases, tool versions and build identifiers.

B. CHALLENGE → MITIGATION

- **LTSSM deadlock:** state-transition assertions; timeout and recovery sequences.
- **Credit mismatch:** credit accounting assertions; boundary and starvation stress.
- **Replay instability:** sequence checks; replay occupancy and timeout coverage.
- **Completion mismatch:** tag-aware scoreboard; ordering and timeout scenarios.
- **FLIT corruption:** FEC / CRC injection; replay and recovery validation.
- **Coverage holes:** cross analysis; targeted sequences; reviewed waivers.

SIGN-OFF GATE	EXIT EXPECTATION
Functional coverage	Required goals met or gaps technically justified and approved.
Assertions	Critical properties enabled; failures resolved or dispositioned.
Regression	Release-candidate suite stable and reproducible.
Bug closure	Critical / high issues closed or formally accepted by named owners.
Configuration	Supported generations, speeds, widths, features and recovery combinations reviewed.

REVIEWER QUESTIONS

- Can each major requirement be traced to objective verification evidence?
- Can the team reproduce the final regression from its archived manifest?
- Are residual risks accepted by named design and verification owners?

Use project-approved thresholds. Do not publish illustrative pass-rate or coverage percentages as AionSi customer results.

AIONSI ENGINEERING ENGAGEMENT

Turn verification complexity into sign-off confidence

Use this guide as the starting point for a structured engineering discussion.

PLANNING A PCIe VERIFICATION PROGRAM OR REVIEWING COVERAGE CLOSURE?
Discuss PCIe protocol verification, LTSSM, Data Link Layer reliability, FLIT-mode verification, UVM architecture and SoC integration requirements with AionSi's engineering team.

TECHNICAL REFERENCES

PCI-SIG – PCI Express 6.0 Specification overview

https://pcisig.com/pci-express-6.0-specification

Official overview of PCIe 6.0 capabilities.

PCI-SIG – PCI Express FAQs

https://pcisig.com/faq

Official background and generation FAQs.

Synopsys – Advanced Verification Bulletin

https://www.synopsys.com/content/dam/synopsys/company/publications/advanced-verification-bulletin/advanced-verification-bulletin-issue1.pdf

Verification and SoC integration discussion.

Altera – Data Link Layer Overview

https://docs.altera.com/r/docs/683059/25.3/p-tile-avalon-streaming-ip-for-pci-express-user-guide/data-link-layer-overview

Data Link Layer concepts and implementation guidance.

AionSi | Driven by Commitment

This ebook is an engineering planning aid, not a substitute for the licensed PCI Express Base Specification, applicable ECNs, compliance test specifications, IP integration documentation or customer sign-off criteria. Confirm each requirement against the exact specification revision and implementation under test.

Version 1.0 | November 2026 | PCIe Gen 4 / Gen 5 / Gen 6