
# Reverse Engineering for Beginners



# **Reverse Engineering for Beginners**

Dennis Yurichev <dennis@yurichev.com>

#### **⊚(•)(\$)(≡)**

© 2013-2014, Dennis Yurichev.

This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivs 3.0 Unported License. To view a copy of this license, visit

http://creativecommons.org/licenses/by-nc-nd/3.0/.

Text version (February 8, 2014).

There is probably a newer version of this text, and also Russian language version also accessible at <a href="http://yurichev.com/RE-book.html">http://yurichev.com/RE-book.html</a>

You may also subscribe to my twitter, to get information about updates of this text, etc: @yurichev, or to subscribe to mailing list.

Book cover is a collage made by Olga Yuricheva–Nevmerzhitskaya, consisting of two sliced gloss magazine pages.

# Start learning assembly language and reverse engineering today!

The author of this book is also available as a teacher (as of 2014).

Please contact: <dennis@yurichev.com>

CONTENTS CONTENTS

# **Contents**

Pr	eface	1	vii
	0.1	Topics discussed	vii
	0.2	Topics touched	vii
	0.3	Mini-FAQ <sup>1</sup>	vii
	0.4	About the author	
	0.5	Thanks	
	0.6	Donate	
		0.6.1 Donors	
1	Code	patterns	1
	1.1	Hello, world!	1
		1.1.1 x86	1
		1.1.2 ARM	4
	1.2	Stack	8
		1.2.1 Why stack grows backward?	8
		1.2.2 What is the stack used for?	9
	1.3		12
	1.5	<u>.</u>	12
			14
			15
		1	17
	1.4	, <b>,</b>	
	1.4		18
		·	18
			18
			20
			20
			23
	1.5		24
			25
		1.5.2 ARM	26
	1.6	One more word about results returning.	27
	1.7	Pointers	29
	1.8	Conditional jumps	30
		1.8.1 x86	30
		1.8.2 ARM	32
	1.9	switch()/case/default	34
			34
			37
	1.10		43
		· ·	43
			46
			47
	1.11		48
	1.11	"	40 48
	1.10		50 - 2
	1.12		52 53
			53
		1.12.2 ARM	54

<sup>&</sup>lt;sup>1</sup>Frequently Asked Questions

		$\mathcal{C}$	ONT	ENTS
_		1.12.3 Getting divisor		55
	1.13			
		1.13.1 Simple example		
		1.13.2 Passing floating point number via arguments		
		1.13.3 Comparison example		
	1.14	Arrays		
		1.14.1 Simple example		
		1.14.2 Buffer overflow		
		1.14.3 Buffer overflow protection methods		
		1.14.4 One more word about arrays		
		1.14.5 Multidimensional arrays		
	1.15	Bit fields		
		1.15.1 Specific bit checking		
		1.15.2 Specific bit setting/clearing		
		1.15.3 Shifts		
		1.15.4 CRC32 calculation example		
	1.16	Structures		
		1.16.1 SYSTEMTIME example		
		1.16.2 Let's allocate space for structure using malloc()		
		1.16.3 struct tm		
		1.16.4 Fields packing in structure		
		1.16.5 Nested structures		
		1.16.6 Bit fields in structure		
	1.17	Unions		
		1.17.1 Pseudo-random number generator example		
	1.18	Pointers to functions		
		1.18.1 GCC		
	1.19	64-bit values in 32-bit environment		
		1.19.1 Arguments passing, addition, subtraction		
		1.19.2 Multiplication, division		
		1.19.3 Shifting right		
		1.19.4 Converting of 32-bit value into 64-bit one		
	1.20	SIMD		
		1.20.1 Vectorization		
		1.20.2 SIMD strlen() implementation		
	1.21	64 bits		
		1.21.1 x86-64		
		1.21.2 ARM		
	1.22	C99 restrict		142
	1.23	Inline functions		144
	1.24			
		1.24.1 Disassembling started incorrectly (x86)		
		1.24.2 How random noise looks disassembled?		
		1.24.3 Information entropy of average code		
	1.25			
		1.25.1 Text strings		164
		1.25.2 Executable code		165
		1.25.3 Virtual machine / pseudo-code		167
		1.25.4 Other thing to mention		167
2	C++			168
	2.1	Classes		
		2.1.1 Classes		
		2.1.2 Class inheritance		
		2.1.3 Encapsulation		
		2.1.4 Multiple inheritance		177
		2.1.5 Virtual methods		181
	2.2	ostream		183
	2.3	References		184
	2.4	STL		
		2.4.1 std::string		185

				CONT	TENTS
		2.4.2	std::list		. 192
		2.4.3	std::vector		. 202
		2.4.4	std::map and std::set		. 210
3	Cou		gs to add		221
	3.1	Function	on prologue and epilogue		. 221
	3.2				
	3.3	Signed	I number representations		. 223
		3.3.1	Integer overflow		
	3.4	Argum	ents passing methods (calling conventions)		
		3.4.1	cdecl		
		3.4.2	stdcall		
		3.4.3	fastcall		
		3.4.4	thiscall		
		3.4.5	x86-64		
		3.4.6	Returning values of <i>float</i> and <i>double</i> type		
		3.4.7	Modifying arguments		
	2.5				
	3.5		on-independent code		
	2.6	3.5.1	Windows		
	3.6		Local Storage		
	3.7	_	ELOAD hack in Linux		
	3.8		m		
	3.9		olocks reordering		
		3.9.1	Profile-guided optimization		. 236
4			portant/interesting stuff in the code		238
	4.1		ication of executable files		
		4.1.1	Microsoft Visual C++		
		4.1.2	GCC		
		4.1.3	Intel FORTRAN		
		4.1.4	Watcom, OpenWatcom		
		4.1.5	Borland		. 239
		4.1.6	Other known DLLs		. 240
	4.2	Comm	unication with the outer world (win32)		. 240
		4.2.1	Often used functions in Windows API		. 241
		4.2.2	tracer: Intercepting all functions in specific module		. 241
	4.3	Strings			
	4.4	_	o assert()		
	4.5		ants		
		4.5.1	Magic numbers		
		4.5.2	Constant searching		
	4.6		g the right instructions		
	4.7		ious code patterns		
	4.1	4.7.1	XOR instructions		
		4.7.2	Hand-written assembly code		
	4.0				
	4.8	_	magic numbers while tracing ....................................		
	4.9	Other			
	4.10		hool techniques, nevertheless, interesting to know		
		4.10.1	Memory "snapshots" comparing		. 248
_	00				245
5		pecific			249
	5.1		rmats		
		5.1.1	Win32 PE		
	5.2		<i>r</i> in32)		
	5.3		n calls (syscall-s)		
		5.3.1	Linux		
		5.3.2	Windows		. 258
	5.4	Windo	ws NT: Critical section		. 259
	5.5	Windo	ws SEH		. 260
		5.5.1	Let's forget about MSVC		. 260
		552	Now let's get back to MSVC		266

				CON	TEI	VTS
		5.5.3	Windows x64			281
		5.5.4	Read more about SEH		. 2	285
	T !	_				
6	Tool		Debugger			286
		6.0.5	System calls tracing			
		6.0.6	System calls tracing	• •	. 4	200
7	More	exam	ples		2	287
-	7.1		28			
		7.1.1	Example #1: MacOS Classic and PowerPC			
		7.1.2	Example #2: SCO OpenServer		. 2	295
		7.1.3	Example #3: MS-DOS		. 3	304
	7.2	"QR9":	: Rubik's cube inspired amateur crypto-algorithm ...............................			310
	7.3	SAP .				
		7.3.1	About SAP client network traffic compression			
		7.3.2	SAP 6.0 password checking functions			
	7.4	Oracle	RDBMS			
		7.4.1	V\$VERSION table in the Oracle RDBMS			
		7.4.2	X\$KSMLRU table in Oracle RDBMS			
		7.4.3	V\$TIMER table in Oracle RDBMS		. 3	364
8	Othe	er thing			-	369
0	8.1		nness		_	
	0.1	8.1.1	Big-endian			
		8.1.2	Little-endian			
		8.1.3	Bi-endian			
		8.1.4	Converting data			
	8.2		ler intrinsic			
	8.3		ler's anomalies			
	8.4		1P			
		8.4.1	MSVC			
		8.4.2	GCC			
9			s worth reading			377
	9.1					
		9.1.1	Windows			
		9.1.2	C/C++			
		9.1.3	x86 / x86-64			
	0.0	9.1.4	ARM			
	9.2	Blogs	Windows			
		9.2.1	Windows	• •	•	311
10	Exer	cises			;	378
•			evel			
		10.1.1	Exercise 1.1			
		10.1.2	Exercise 1.2			
		10.1.3	Exercise 1.3		. 3	383
		10.1.4	Exercise 1.4		. 3	385
		10.1.5	Exercise 1.5		. 3	389
		10.1.6	Exercise 1.6		. 3	389
		10.1.7	Exercise 1.7		. 3	392
		10.1.8	Exercise 1.8		. 3	396
		10.1.9	Exercise 1.9			
			Exercise 1.10			
			Exercise 1.11			
	10.2		e level			
		10.2.1	Exercise 2.1			
		10.2.2	Exercise 2.2			
		10.2.3	Exercise 2.3			
			Exercise 2.4			
			Exercise 2.5			
		10.2.6	Exercise 2.6		. 4	409

			CON	TENTS
		10.2.7	Exercise 2.7	. 409
	10.3	crackm	ne / keygenme	. 409
11	Ever	cise sol	utions	410
"	11.1		vel	
	11.1	11.1.1	Exercise 1.1	
		11.1.2	Exercise 1.2	
		11.1.3	Exercise 1.3	
		11.1.4	Exercise 1.4	
		11.1.5	Exercise 1.5	
		11.1.6	Exercise 1.6	
		11.1.7	Exercise 1.7	
		11.1.8	Exercise 1.8	
		11.1.9	Exercise 1.9	
			Exercise 1.11	
	11.2	Middle	level	
		11.2.1	Exercise 2.1	. 414
		11.2.2	Exercise 2.2	. 414
		11.2.3	Exercise 2.3	. 414
		11.2.4	Exercise 2.4	. 414
		11.2.5	Exercise 2.5	. 414
		11.2.6	Exercise 2.6	
Af	erwo	rd		415
	11.3	Questi	ons?	. 415
Δn	pend	iv		416
Λþ	11.4		on terminology	
	11.5		· · · · · · · · · · · · · · · · · · ·	
	11.5			
		11.5.1	Terminology	
		11.5.2	General purpose registers	
		11.5.3	FPU-registers	
		11.5.4	SIMD-registers	
		11.5.5	Debugging registers	. 421
		11.5.6	Instructions	. 422
	11.6	ARM .		. 432
		11.6.1	General purpose registers	. 432
		11.6.2	Current Program Status Register (CPSR)	. 433
		11.6.3	VFP (floating point) and NEON registers	. 433
	11.7		GCC library functions	
	11.8		MSVC library functions	
Ac	ronyn	ns used		435
Bil	bliogr	aphy		438
Gle	ossar	y		440
Inc	dex			442

# **Preface**

Here are some of my notes about reverse engineering in English language for those beginners who would like to learn to understand x86 (which accounts for almost all executable software in the world) and ARM code created by C/C++ compilers.

There are several popular meanings of the term "reverse engineering": 1) reverse engineering of software: researching of compiled programs; 2) 3D model scanning and reworking in order to make a copy of it; 3) recreating DBMS<sup>2</sup> structure. These notes are related to the first meaning.

## 0.1 Topics discussed

x86, ARM.

## 0.2 Topics touched

Oracle RDBMS (7.4), Itanium (3.8), copy-protection dongles (7.1), LD\_PRELOAD (3.7), stack overflow, ELF<sup>3</sup>, win32 PE file format (5.1.1), x86-64 (1.21.1), critical sections (5.4), syscalls (5.3), TLS<sup>4</sup>, position-independent code (PIC<sup>5</sup>) (3.5), profile-guided optimization (3.9.1), C++ STL (2.4), OpenMP (8.4), SEH ().

## 0.3 Mini-FAQ

- Q: Should one learn to understand assembly language these days?

  A: Yes: in order to have deeper understanding of the internals and to debug your software better and faster.
- Q: Should one learn to write in assembly language these days?
   A: Unless one writes low-level OS<sup>6</sup> code, probably no.
- Q: But what about writing highly optimized routines?
   A: No, modern C/C++ compilers do this job better.
- Q: Should I learn microprocessor internals?
   A: Modern CPU<sup>7</sup>-s are very complex. If you do not plan to write highly optimized code or if you do not work on compiler's code generator then you may still learn internals in bare outlines. <sup>8</sup>. At the same time, in order to understand and analyze compiled code it is enough to know only ISA<sup>9</sup>, register's descriptions, i.e., the "outside" part of a CPU that is available to an application programmer.
- Q: So why should I learn assembly language anyway?
   A: Mostly to better understand what is going on while debugging and for reverse engineering without source code, including, but not limited to, malware.
- Q: How would I search for a reverse engineering job?

  A: There are hiring threads that appear from time to time on reddit devoted to RE<sup>10</sup> (2013 Q3). Try to take a look there.

<sup>&</sup>lt;sup>2</sup>Database management systems

<sup>&</sup>lt;sup>3</sup>Executable file format widely used in \*NIX system including Linux

<sup>&</sup>lt;sup>4</sup>Thread Local Storage

<sup>&</sup>lt;sup>5</sup>Position Independent Code: 3.5

<sup>&</sup>lt;sup>6</sup>Operating System

<sup>&</sup>lt;sup>7</sup>Central processing unit

<sup>&</sup>lt;sup>8</sup>Very good text about it: [8]

<sup>&</sup>lt;sup>9</sup>Instruction Set Architecture

<sup>10</sup> http://www.reddit.com/r/ReverseEngineering/

0.4. ABOUT THE AUTHOR CHAPTER 0. PREFACE

#### 0.4 About the author

Dennis Yurichev is an experienced reverse engineer and programmer. Also available as a freelance teacher of assembly language, reverse engineering, C/C++. Can teach remotely via E-Mail, Skype, any other messengers, or personally in Kiev, Ukraine. His CV is available here.

#### 0.5 Thanks

Andrey "herm1t" Baranovich, Slava "Avid" Kazakov, Stanislav "Beaver" Bobrytskyy, Alexander Lysenko, Alexander "Lstar" Chernenkiy, Andrew Zubinski, Vladimir Botov, Mark "Logxen" Cooper, Shell Rocket, Arnaud Patard (rtp on #debian-arm IRC), and all the folks on github.com who have contributed notes and corrections.

A lot of LTFX packages were used: I would thank their authors as well.

#### 0.6 Donate

As it turns out, (technical) writing takes a lot of effort and work.

This book is free, available freely and available in source code form <sup>11</sup> (LaTeX), and it will be so forever.

My current plan for this book is to add lots of information about MIPS, Objective-C, Visual Basic, anti-debugging tricks, Windows NT kernel debugger, Java, .NET, Oracle RDBMS.

If you want me to continue writing on all these topics you may consider donating.

Ways to donate are available on the page: http://yurichev.com/donate.html

Every donor's name will be included in the book! Donors also have a right to ask me to rearrange items in my writing plan. Why not try to publish? Because it's technical literature which, as I believe, cannot be finished or frozen in paper state. Such technical references akin to Wikipedia or MSDN<sup>12</sup> library. They can evolve and grow indefinitely. Someone can sit down and write everything from the begin to the end, publish it and forget about it. As it turns out, it's not me. I have everyday thoughts like "that was written badly and can be rewritten better", "that was a bad example, I know a better one", "that is also a thing I can explain better and shorter", etc. As you may see in commit history of this book's source code, I make a lot of small changes almost every day: https://github.com/dennis714/RE-for-beginners/commits/master.

So the book will probably be a "rolling release" as they say about Linux distros like Gentoo. No fixed releases (and deadlines) at all, but continuous development. I don't know how long it will take to write all I know. Maybe 10 years or more. Of course, it is not very convenient for readers who want something stable, but all I can offer is a ChangeLog file serving as a "what's new" section. Those who are interested may check it from time to time, or my blog/twitter <sup>13</sup>.

#### 0.6.1 Donors

4 \* anonymous, Oleg Vygovsky.

<sup>11</sup>https://github.com/dennis714/RE-for-beginners

<sup>&</sup>lt;sup>12</sup>Microsoft Developer Network

<sup>13</sup>http://blog.yurichev.com/https://twitter.com/yurichev

# **Chapter 1**

# **Code patterns**

When I first learned C and then C++ I was just writing small pieces of code, compiling it, and seeing what was produced in assembly language. That was easy for me. I did it many times and the relation between C/C++ code and what the compiler produced was imprinted in my mind so deep that I can quickly understand what was in C code when I look at produced x86 code. Perhaps this technique may be helpful for someone else so I will try to describe some examples here.

## 1.1 Hello, world!

Let's start with the famous example from the book "The C programming Language" [15]:

```
#include <stdio.h>
int main()
{
    printf("hello, world");
    return 0;
};
```

#### 1.1.1 x86

#### **MSVC**

Let's compile it in MSVC 2010:

```
cl 1.cpp /Fa1.asm
```

(/Fa option means generate assembly listing file)

Listing 1.1: MSVC 2010

```
CONST
        SEGMENT
$SG3830 DB
                 'hello, world', 00H
CONST
        ENDS
PUBLIC
EXTRN
        _printf:PROC
; Function compile flags: /Odtp
_TEXT
        SEGMENT
_main
        PROC
        push
                 ebp
                 ebp, esp
        mov
        push
                 OFFSET $SG3830
        call
                 _printf
        add
                 esp, 4
                 eax, eax
        xor
        pop
                 ebp
        ret
main
        ENDP
_TEXT
        ENDS
```

MSVC produces assembly listings in Intel-syntax. The difference between Intel-syntax and AT&T-syntax will be discussed below.

The compiler generated 1.obj file will be linked into 1.exe.

In our case, the file contain two segments: CONST (for data constants) and \_TEXT (for code).

The string 'hello, world' in C/C++ has type const char\*, however it does not have its own name.

The compiler needs to deal with the string somehow so it defines the internal name \$SG3830 for it.

So the example may be rewritten as:

```
#include <stdio.h>
const char *$SG3830="hello, world";
int main()
{
    printf($SG3830);
    return 0;
};
```

Let's back to the assembly listing. As we can see, the string is terminated by a zero byte which is standard for C/C++ strings. In the code segment, \_TEXT, there is only one function so far: main().

The function main() starts with prologue code and ends with epilogue code (like almost any function).

After the function prologue we see the call to the printf() function: CALL \_printf.

Before the call the string address (or a pointer to it) containing our greeting is placed on the stack with the help of the PUSH instruction.

When the printf() function returns flow control to the main() function, string address (or pointer to it) is still in stack. Since we do not need it anymore the stack pointer (the ESP register) needs to be corrected.

ADD ESP, 4 means add 4 to the value in the ESP register.

Why 4? Since it is 32-bit code we need exactly 4 bytes for address passing through the stack. It is 8 bytes in x64-code.

"ADD ESP, 4" is effectively equivalent to "POP register" but without using any register2.

Some compilers (like Intel C++ Compiler) in the same situation may emit POP ECX instead of ADD (e.g. such a pattern can be observed in the Oracle RDBMS code as it is compiled by Intel C++ compiler). This instruction has almost the same effect but the ECX register contents will be rewritten.

The Intel C++ compiler probably uses POP ECX since this instruction's opcode is shorter than ADD ESP, x (1 byte against 3).

Read more about the stack in section (1.2).

After the call to printf(), in the original C/C++ code was return 0 —return 0 as the result of the main() function.

In the generated code this is implemented by instruction  ${\tt XOR}\ {\tt EAX}$ ,  ${\tt EAX}$ 

XOR is in fact, just "eXclusive OR" but compilers often use it instead of MOV EAX, 0—again because it is a slightly shorter opcode (2 bytes against 5).

Some compilers emit SUB EAX, EAX, which means SUBtract the value in the EAX from the value in EAX, which in any case will result zero.

The last instruction RET returns control flow to the caller. Usually, it is C/C++ CRT<sup>4</sup> code which in turn returns control to the OS.

#### GCC

Now let's try to compile the same C/C++ code in the GCC 4.4.1 compiler in Linux: gcc 1.c -o 1

After, with the assistance of the IDA<sup>5</sup> disassembler, let's see how the main() function was created.

(IDA, as MSVC, showing code in Intel-syntax).

N.B. We could also have GCC produce assembly listings in Intel-syntax by applying the options -S -masm=intel

#### Listing 1.2: GCC

```
main proc near

var_10 = dword ptr -10h

push ebp
```

<sup>&</sup>lt;sup>1</sup>Read more about it in section about function prolog and epilog (3.1).

<sup>&</sup>lt;sup>2</sup>CPU flags, however, are modified

<sup>3</sup>http://en.wikipedia.org/wiki/Exclusive\_or

<sup>&</sup>lt;sup>4</sup>C runtime library: sec:CRT

<sup>&</sup>lt;sup>5</sup>Interactive Disassembler

```
ebp, esp
                 mov
                         esp, OFFFFFFOh
                 and
                         esp, 10h
                 sub
                         eax, offset aHelloWorld; "hello, world"
                 mov
                         [esp+10h+var_10], eax
                 mov
                         _printf
                 call
                         eax, 0
                 mov
                 leave
                 retn
main
                 endp
```

The result is almost the same. The address of the "hello world" string (stored in the data segment) is saved in the EAX register first then it is stored on the stack. Also in the function prologue we see AND ESP, 0FFFFFF0h—this instruction aligns the value in the ESP register on a 16-byte border. This results in all values in the stack being aligned. (CPU performs better if the values it is dealing with are located in memory at addresses aligned on a 4 or 16 byte border)<sup>6</sup>.

SUB ESP, 10h allocates 16 bytes on the stack. Although, as we can see below, only 4 are necessary here.

This is because the size of the allocated stack is also aligned on a 16-byte border.

The string address (or a pointer to the string) is then written directly on the stack space without using the PUSH instruction.  $var_10$ —is a local variable but is also an argument for printf(). Read about it below.

Then the printf() function is called.

Unlike MSVC, when GCC is compiling without optimization turned on, it emits MOV EAX, 0 instead of a shorter opcode. The last instruction, LEAVE —is the equivalent of the MOV ESP, EBP and POP EBP instruction pair —in other words, this instruction sets the stack pointer (ESP) back and restores the EBP register to its initial state.

This is necessary since we modified these register values (ESP and EBP) at the beginning of the function (executing MOV EBP, ESP / AND ESP, ...).

#### GCC: AT&T syntax

Let's see how this can be represented in the AT&T syntax of assembly language. This syntax is much more popular in the UNIX-world.

Listing 1.3: let's compile in GCC 4.7.3

```
gcc -S 1_1.c
```

We get this:

Listing 1.4: GCC 4.7.3

```
.file
                 "1_1.c"
         .section
                         .rodata
.LCO:
         .string "hello, world"
         .text
         .globl main
         .type
                main, @function
main:
.LFB0:
         .cfi_startproc
        pushl
                %ebp
         .cfi_def_cfa_offset 8
         .cfi_offset 5, -8
        movl
                %esp, %ebp
         .cfi_def_cfa_register 5
        andl
                 $-16, %esp
                 $16, %esp
        subl
                 $.LCO, (%esp)
        Tvom
                 printf
        call
        movl
                 $0, %eax
        leave
         .cfi_restore 5
         .cfi_def_cfa 4, 4
```

<sup>&</sup>lt;sup>6</sup>Wikipedia: Data structure alignment

```
ret
.cfi_endproc
.LFEO:
.size main, .-main
.ident "GCC: (Ubuntu/Linaro 4.7.3-1ubuntu1) 4.7.3"
.section .note.GNU-stack,"",@progbits
```

There are a lot of macros (beginning with dot). These are not very interesting to us so far. For now, for the sake of simplification, we can ignore them (except the *.string* macro which encodes a null-terminated character sequence just like a C-string). Then we'll see this <sup>7</sup>:

Listing 1.5: GCC 4.7.3

```
.LCO:
         .string "hello, world"
main:
        pushl
                 %ebp
        movl
                 %esp, %ebp
                 $-16, %esp
        andl
        subl
                 $16, %esp
        movl
                 $.LCO, (%esp)
        call
                 printf
                 $0, %eax
        movl
        leave
        ret
```

Some of the major differences between Intel and AT&T syntax are:

• Operands are written backwards.

In Intel-syntax: <instruction> <destination operand> <source operand>.

In AT&T syntax: <instruction> <source operand> <destination operand>.

Here is a way to think about them: when you deal with Intel-syntax, you can put in equality sign (=) in your mind between operands and when you deal with AT&T-syntax put in a right arrow ( $\rightarrow$ ) <sup>8</sup>.

- AT&T: Before register names a percent sign must be written (%) and before numbers a dollar sign (\$). Parentheses are used instead of brackets.
- AT&T: A special symbol is to be added to each instruction defining the type of data:
  - l long (32 bits)
  - w word (16 bits)
  - b byte (8 bits)

Let's go back to the compilation result: it is identical to which we saw in IDA. With one subtle difference: 0FFFFFFF0h is written as \$-16. It is the same: 16 in the decimal system is 0x10 in hexadecimal. -0x10 is equal to 0xFFFFFFFF0h (for a 32-bit data type).

One more thing: returning value is to be set to 0 by using usual MOV, not XOR. MOV just loads value to a register. Its name is not felicitous (data are not moved), this instruction in other architectures has name "load" or something like that.

#### 1.1.2 ARM

For my experiments with ARM processors I chose two compilers: popular in the embedded area Keil Release 6/2013 and Apple Xcode 4.6.3 IDE (with LLVM-GCC 4.2 compiler), which produces code for ARM-compatible processors and SOC<sup>9</sup> in iPod/i-Phone/iPad, Windows 8 and Window RT tables<sup>10</sup> and also such devices as Raspberry Pi.

<sup>&</sup>lt;sup>7</sup>This GCC option can be used to eliminate "unnecessary" macros: *-fno-asynchronous-unwind-tables* 

<sup>&</sup>lt;sup>8</sup> By the way, in some C standard functions (e.g., memcpy(), strcpy()) arguments are listed in the same way as in Intel-syntax: pointer to destination memory block at the beginning and then pointer to source memory block.

<sup>9</sup> System on Chip

<sup>10</sup>http://en.wikipedia.org/wiki/List\_of\_Windows\_8\_and\_RT\_tablet\_devices

#### Non-optimizing Keil + ARM mode

Let's start by compiling our example in Keil:

```
armcc.exe --arm --c90 -00 1.c
```

The *armcc* compiler produces assembly listings in Intel-syntax but it has a high-level ARM-processor related macros<sup>11</sup>, but it is more important for us to see instructions "as is" so let's see the compiled results in IDA.

Listing 1.6: Non-optimizing Keil + ARM mode + IDA

```
.text:00000000
                           main
.text:00000000 10 40 2D E9
                                            STMFD
                                                    SP!, {R4,LR}
.text:00000004 1E 0E 8F E2
                                                    RO, aHelloWorld; "hello, world"
                                            ADR
.text:00000008 15 19 00 EB
                                            BL
                                                     __2printf
.text:0000000C 00 00 A0 E3
                                            MOV
                                                    RO, #0
.text:00000010 10 80 BD E8
                                                    SP!, {R4,PC}
                                            LDMFD
.text:000001EC 68 65 6C 6C+aHelloWorld
                                            DCB "hello, world",0
                                                                     ; DATA XREF: main+4
```

Here are a couple of ARM-related facts we should know in order to proceed. An ARM processor has at least two major modes: ARM mode and thumb. In the first (ARM) mode all instructions are enabled and each has 32-bit (4 bytes) size. In the second (thumb) mode each instruction has 16-bit (or 2 bytes) size <sup>12</sup>. Thumb mode may look attractive because programs that use it may 1) be compact and 2) execute faster on microcontrollers having a 16-bit memory datapath. Nothing comes free of charge, so, in thumb mode there is a reduced instruction set, only 8 registers are accessible and one needs several thumb instructions for doing some operations when in ARM mode you only need one. Starting at ARMv7 the thumb-2 instruction set is also present. This is an extended thumb which supports a much larger instruction set. There is a common misconception the thumb-2 is a mix of ARM and thumb. This is not correct. Rather, thumb-2 was extended to fully support processor features so it could compete with ARM mode. A program for ARM processor may be a mix of procedures compiled for both modes. The majority of iPod/iPhone/iPad applications are compiled for thumb-2 instructions set because Xcode does this by default.

In the example we can easily see each instruction has a size of 4 bytes. Indeed, we compiled our code for ARM mode, not for thumb.

The very first instruction, "STMFD SP!, {R4,LR}", works as an x86 PUSH instruction, writing the values of two registers (R4 and LR<sup>14</sup>) into the stack. Indeed, in the output listing from the *armcc* compiler, for the sake of simplification, actually shows the "PUSH {r4,lr}" instruction. But it is not quite correct. PUSH instruction are only available in thumb mode. So, to make things less messy, I offered to work in IDA.

This instruction writes the values of the R4 and LR registers at the address in memory to which SP<sup>1516</sup> is pointing, then it decrements SP so it will point to the place in the stack that is free for new entries.

This instruction (like the PUSH instruction in thumb mode) is able to save several register values at once and this may be useful. By the way, there is no such thing in x86. It can also be noted the STMFD instruction is a generalization of PUSH instruction (extending its features), since it can work with any register, not just with SP and this can be very useful.

The "ADR RO, aHelloWorld" instruction adds the value in the PC17 register to the offset where the "hello, world" string is located. How PC register used here, one might ask? This is so called "position-independent code". 18, It is intended to be executed at an unfixed addresses in memory. In the opcode of the ADR instruction is encoded the difference between the address of this instruction and the place where the string is located. The difference will always be the same, independent from the address where the code is loaded by OS. That's why all we need is to add the address of the current instruction (from PC) in order to get the absolute address of our C-string in memory.

"BL \_\_2printf", instruction calls the printf() function. That's how this instruction works:

- write the address following the BL instruction (0xC) into the LR;
- then pass control flow into printf() by writing its address into the PC<sup>20</sup> register.

When printf() finishes its work it must have information about where it must return control. That's why each function passes control to the address stored in the LR register.

<sup>&</sup>lt;sup>11</sup>e.g. ARM mode lacks PUSH/POP instructions

<sup>&</sup>lt;sup>12</sup>By the way, fixed-length instructions are handy in a way that one can calculate the next (or previous) instruction's address without effort. This feature will be discussed in switch() (1.9.2) section.

<sup>&</sup>lt;sup>13</sup>Store Multiple Full Descending

<sup>&</sup>lt;sup>14</sup>Link Register

<sup>&</sup>lt;sup>15</sup>Stack Pointer

<sup>&</sup>lt;sup>16</sup>ESP, RSP in x86

<sup>&</sup>lt;sup>17</sup>Program Counter

<sup>&</sup>lt;sup>18</sup>Read more about it in relevant section (3.5)

<sup>&</sup>lt;sup>19</sup>Branch with Link

<sup>&</sup>lt;sup>20</sup>EIP, RIP in x86

That is the difference between "pure" RISC<sup>21</sup>-processors like ARM and CISC<sup>22</sup>-processors like x86, where address of return is stored in stack<sup>23</sup>.

By the way, an absolute 32-bit address or offset cannot be encoded in the 32-bit BL instruction because it only has space for 24 bits. It is also worth noting all ARM mode instructions have a size of 4 bytes (32 bits). Hence they can only be located on 4-byte boundary addresses. This means the the last 2 bits of the instruction address (always zero bits) may be omitted. In summary, we have 26 bit for offset encoding. This is enough to represent offset  $\pm \approx 32M$ .

Next, the 'MOV RO, #0',  $^{24}$  instruction just writes 0 into the RO register. That's because our C-function returns 0 and the returned value is to be placed in the RO register.

The last instruction 'LDMFD SP!, R4,PC'. 25 is an inverse instruction of STMFD. It loads values from the stack in order to save them into R4 and PC, and increments stack pointer SP. It can be said it is similar to POP. N.B. The very first instruction STMFD saves the R4 and LR registers pair on the stack, but R4 and PC are restored during execution of LDMFD. As I wrote before, address of place to where each function must return control is usually saved in the LR register. The very first function saves its value in the stack because our main() function will use the register in order to call printf(). In the function end this value can be written to the PC register, thus passing control to where our function was called. Since our main() function is usually the primary function in C/C++, control will be returned to OS loader or to a point in CRT, or something like that.

DCB —assembly language directive defining array of bytes or ASCII-strings, akin to the DB directive in x86-assembly language.

#### Non-optimizing Keil: thumb mode

Let's compile the same example using Keil in thumb mode:

```
armcc.exe --thumb --c90 -00 1.c
```

We will get (in IDA):

Listing 1.7: Non-optimizing Keil + thumb mode + IDA

```
.text:00000000
                            main
.text:00000000 10 B5
                                             PUSH
                                                      \{R4,LR\}
.text:00000002 CO A0
                                             ADR.
                                                     RO, aHelloWorld; "hello, world"
.text:00000004 06 F0 2E F9
                                             BL
                                                      __2printf
.text:00000008 00 20
                                             MOVS
                                                     RO, #0
.text:0000000A 10 BD
                                             POP
                                                      \{R4,PC\}
.text:00000304 68 65 6C 6C+aHelloWorld
                                             DCB "hello, world",0
                                                                      ; DATA XREF: main+2
```

We can easily spot the 2-byte (16-bit) opcodes. This is, as I mentioned, thumb. Except for the BL instruction which consists of two 16-bit instructions. This is because it is not possible to load an offset for the printf() function into PC while using so small of a space as one 16-bit opcode. That's why the first 16-bit instruction loads the higher 10 bits of the offset and the second instruction loads the lower 11 bits of the offset. As I mentioned, all instructions in thumb mode have a size of 2 bytes (or 16 bits). This mean it is not possible for a thumb-instruction to be on an odd address whatsoever. Given the above, the last address bit may be omitted while encoding instructions. Summarizing, in the BL thumb-instruction  $\pm 2M$  can be encoded as the offset from the current address.

Other instructions in functions are: PUSH and POP work just like the described STMFD/LDMFD but the SP register is not mentioned explicitly here. ADR works just like in previous example. MOVS writes 0 into the RO register in order to return zero value.

#### Optimizing Xcode (LLVM) + ARM mode

Xcode 4.6.3 without optimization turned on produces a lot of redundant code so we'll study the version where the instruction count is as small as possible: -03.

Listing 1.8: Optimizing Xcode (LLVM) + ARM mode

	•		
text:000028C4	_hello_world		
text:000028C4 80 40 2D E9	)	STMFD	SP!, {R7,LR}
text:000028C8 86 06 01 E3	3	MOV	RO, #0x1686
text:000028CC 0D 70 A0 E1	_	MOV	R7, SP

<sup>&</sup>lt;sup>21</sup>Reduced instruction set computing

<sup>&</sup>lt;sup>22</sup>Complex instruction set computing

<sup>&</sup>lt;sup>23</sup>Read more about this in next section (1.2)

<sup>&</sup>lt;sup>24</sup>MOVe

<sup>&</sup>lt;sup>25</sup>Load Multiple Full Descending

text:000028D0 00 00 40 E3	MOVT	RO, #0
text:000028D4 00 00 8F E0	ADD	RO, PC, RO
text:000028D8 C3 05 00 EB	BL	_puts
text:000028DC 00 00 A0 E3	MOV	RO, #0
text:000028E0 80 80 BD E8	LDMFD	SP!, {R7,PC}
cstring:00003F62 48 65 6C 6C+aHelloWorl	d_0 DCB "Hello	world!",0

The instructions STMFD and LDMFD are familiar to us.

The MOV instruction just writes the number 0x1686 into the RO register. This is the offset pointing to the "Hello world!" string.

The R7 register as it is standardized in [2] is a frame pointer. More on it below.

The MOVT RO, #0 instruction writes 0 into higher 16 bits of the register. The issue here is that the generic MOV instruction in ARM mode may write only the lower 16 bits of the register. Remember, all instructions' opcodes in ARM mode are limited in size to 32 bits. Of course, this limitation is not related to moving between registers. That's why an additional instruction MOVT exists for writing into the higher bits (from 16 to 31 inclusive). However, its usage here is redundant because the 'MOV RO, #0x1686' instruction above cleared the higher part of the register. It is probably the compiler's shortcoming.

The 'ADD RO, PC, RO' instruction adds value in the PC to the value in the RO, to calculate absolute address of the "Hello world!" string. And as we already know, it is "position-independent code" so this corrective is essential here.

The BL instruction calls the puts() function instead of printf().

GCC replaced the first printf() call with puts(). Indeed: printf() with a sole argument is almost analogous to puts(). Almost because we need to be sure the string will not contain printf-control statements starting with %: then the effect of these two functions would be different <sup>26</sup>.

Why did the compiler replace the printf() with puts()? Because puts() is faster <sup>27</sup>.

puts () works faster because it just passes characters to stdout without comparing each to the % symbol.

Next, we see the familiar 'MOV RO, #0' instruction intended to set 0 to the RO register.

#### Optimizing Xcode (LLVM) + thumb-2 mode

By default Xcode 4.6.3 generates code for thumb-2 in this manner:

Listing 1.9: Optimizing Xcode (LLVM) + thumb-2 mode

```
__text:00002B6C
                                   _hello_world
__text:00002B6C 80 B5
                                                    PUSH
                                                                     \{R7,LR\}
__text:00002B6E 41 F2 D8 30
                                                    MVVOM
                                                                     RO, #0x13D8
__text:00002B72 6F 46
                                                    VOM
                                                                     R7, SP
__text:00002B74 C0 F2 00 00
                                                    MOVT.W
                                                                     RO, #0
__text:00002B78 78 44
                                                    ADD
                                                                     RO, PC
                                                                     _puts
__text:00002B7A 01 F0 38 EA
                                                    BLX
__text:00002B7E 00 20
                                                    MOVS
                                                                     RO, #0
__text:00002B80 80 BD
                                                    POP
                                                                     {R7,PC}
__cstring:00003E70 48 65 6C 6C 6F 20+aHelloWorld
                                                       DCB "Hello world!", 0xA, 0
```

The BL and BLX instructions in thumb mode, as we remember, are encoded as pair of 16-bit instructions. In thumb-2 these *surrogate* opcodes are extended in such way so the new instructions may be encoded here as 32-bit instructions. That's easily observable —opcodes of thumb-2 instructions also begin with 0xFx or 0xEx. But in the IDA listings two opcode bytes are swapped (for thumb and thumb-2 modes), or fourth byte, then third, then second and first for instructions in ARM mode (different endianness). So as we see, MOVW, MOVT. W and BLX instructions begin with 0xFx.

One of the thumb-2 instructions is 'MOVW RO, #0x13D8' —it writes a 16-bit value into the lower part of the RO register. Also, 'MOVT.W RO, #0' —this instruction works just like MOVT from previous example but it works in thumb-2.

Among other differences, here BLX instruction is used instead of BL. The difference in a way that besides saving of RA<sup>28</sup> in the LR register and passing control to the puts () function, processor is also switching from the thumb mode to the ARM (or back). This instruction in place here since the instruction to which control is passed looks like (it is encoded in ARM mode):

```
__symbolstub1:00003FEC _puts ; CODE XREF: _hello_world+E 
__symbolstub1:00003FEC 44 F0 9F E5 LDR PC, =__imp__puts
```

<sup>&</sup>lt;sup>26</sup> It should also be noted the puts () does not require a '\n' new line symbol at the end of a string, so we do not see it here.

<sup>27</sup>http://www.ciselant.de/projects/gcc\_printf/gcc\_printf.html

<sup>&</sup>lt;sup>28</sup>Return Address

So, observant reader may ask: why not to call puts() right at the point of code where it needed? Because it is not very space-efficient, that is why.

Almost any program uses external dynamic libraries (like DLL in Windows, .so in \*NIX or .dylib in Mac OS X). Often used library functions are stored in dynamic libraries, including the standard C-function puts ().

In an executable binary file (Windows PE .exe, ELF or Mach-O) a section of imports is present. This is a list of symbols (functions or global variables) being imported from external modules along with the names of these modules.

The OS loader loads all modules it needs and, while enumerating importing symbols in the primary module, sets the correct addresses of each symbol.

In our case \_\_imp\_\_puts is a 32-bit variable where the OS loader will write the correct address of the function in an external library. Then the LDR instruction just takes the 32-bit value from this variable and writes it into the PC register, passing control to it

So to reduce the time an OS loader needs for doing this procedure it is good idea for it to write the address of each symbol only once to a specially allocated place just for it.

Besides, as we have already figured out, it is not possible to load a 32-bit value into a register while using only one instruction without memory access. So, it is optimal to allocate a separate function working in ARM mode with only one goal —to pass control to the dynamic library and then to jump to this short one-instruction function (the so called thunk function) from thumb-code.

By the way, in the previous example (compiled for ARM mode) control passed by the BL instruction goes to the same thunk function. However the processor mode is not switched (hence the absence of an "X" in the instruction mnemonic).

#### 1.2 Stack

Stack —is one of the most fundamental things in computer science <sup>29</sup>.

Technically it is just a memory block in process memory + the an ESP or the RSP register in x86 or x64 or the SP register in ARM as a pointer within the block.

The most frequently used stack access instructions are PUSH and POP (in both x86 and ARM thumb-mode). PUSH subtracts 4 in 32-bit mode (or 8 in 64-bit mode) from ESP/RSP/SP and then writes the contents of its sole operand to the memory address pointed to by ESP/RSP/SP.

POP is the reverse operation: get the data from memory pointed to by SP, put it in the operand (often a register) and then add 4 (or 8) to the stack pointer.


After stack allocation the stack pointer points to the end of stack. PUSH increases the stack pointer and POP decreases it. The end of the stack is actually at the beginning of the memory allocated for the stack block. It seems strange, but it is so. Nevertheless ARM has not only instructions supporting ascending stacks but also descending stacks.

For example the STMFD<sup>30</sup>/LDMFD<sup>31</sup>, STMED<sup>32</sup>/LDMED<sup>33</sup> instructions are intended to deal with a descending stack. The STMFA<sup>34</sup>/LMDFA<sup>35</sup>, STMEA<sup>36</sup>/LDMEA<sup>37</sup> instructions are intended to deal with an ascending stack.

#### 1.2.1 Why stack grows backward?

Intuitively, we might think that, like any other data structure, stack may grow upward, i.e., towards higher addresses.

The reason stack grows backward is probably historical. When computers were big and occupied whole room, it was easy to divide segment by two parts, for the heap and the stack. Of course, it was unknown how big heap and stack could be during program execution, so this solution was simplest possible.



<sup>29</sup>http://en.wikipedia.org/wiki/Call\_stack

<sup>&</sup>lt;sup>30</sup>Store Multiple Full Descending

<sup>&</sup>lt;sup>31</sup>Load Multiple Full Descending

<sup>32</sup> Store Multiple Empty Descending

<sup>33</sup> Load Multiple Empty Descending

<sup>34</sup> Store Multiple Full Ascending

<sup>35</sup> Load Multiple Full Ascending

<sup>&</sup>lt;sup>36</sup>Store Multiple Empty Ascending

<sup>&</sup>lt;sup>37</sup>Load Multiple Empty Ascending

#### 1.2.2 What is the stack used for?

#### Save the return address where a function must return control after execution

**x86** While calling another function with a CALL instruction the address of the point exactly after the CALL instruction is saved to the stack and then an unconditional jump to the address in the CALL operand is executed.

The CALL instruction is equivalent to a PUSH address\_after\_call / JMP operand instruction pair. RET fetches a value from the stack and jumps to it—it is equivalent to a POP tmp / JMP tmp instruction pair. Overflowing the stack is straightforward. Just run eternal recursion:

```
void f()
{
    f();
};
```

MSVC 2008 reports the problem:

```
c:\tmp6>cl ss.cpp /Fass.asm
Microsoft (R) 32-bit C/C++ Optimizing Compiler Version 15.00.21022.08 for 80x86
Copyright (C) Microsoft Corporation. All rights reserved.
ss.cpp
c:\tmp6\ss.cpp(4) : warning C4717: 'f' : recursive on all control paths, function will cause runtime stack overflow
```

...but generates the right code anyway:

```
?f@@YAXXZ PROC
                                                              ; f
; File c:\tmp6\ss.cpp
; Line 2
        push
                 ebp
        mov
                  ebp, esp
; Line 3
                 ?f@@YAXXZ
        call
                                                               ; f
; Line 4
                  ebp
        pop
        ret
                 0
?f@@YAXXZ ENDP
                                                              ; f
```

...Also if we turn on optimization (/0x option) the optimized code will not overflow the stack but will work correctly 38:

GCC 4.4.1 generating the likewise code in both cases, although not warning about problem.

ARM programs also use the stack for saving return addresses, but differently. As it was mentioned in "Hello, world!" (1.1.2), the RA is saved to the LR (link register). However, if one needs to call another function and use the LR register one more time its value should be saved. Usually it is saved in the function prologue. Often, we see instructions like "PUSH R4-R7, LR" along with this instruction in epilogue "POP R4-R7, PC" —thus register values to be used in the function are saved in the stack, including LR.

Nevertheless, if a function never calls any other function, in ARM terminology it is called *leaf function*<sup>39</sup>. As a consequence "leaf" functions do not use the LR register. And if this function is small and it uses a small number of registers it may not use stack at all. Thus, it is possible to call "leaf" functions without using stack. This can be faster than on x86 because external RAM is not used for the stack <sup>40</sup>. It can be useful for such situations when memory for the stack is not yet allocated or not available.

<sup>&</sup>lt;sup>38</sup>irony here

<sup>39</sup> http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka13785.html

<sup>&</sup>lt;sup>40</sup>Some time ago, on PDP-11 and VAX, CALL instruction (calling other functions) was expensive, up to 50% of execution time might be spent on it, so it was common sense that big number of small function is anti-pattern [22, Chapter 4, Part II].

#### **Passing function arguments**

Most popular way to pass parameters in x86 is called "cdecl":

```
push arg3
push arg2
push arg1
call f
add esp, 4*3
```

Callee functions get their arguments via the stack ponter.

Consequently, that is how values will be located in the stack before execution of the very first instruction of f() function:

- ESP—return address
- ESP+4—arg1
- ESP+8—arg2
- ESP+0xC—arg3

See also the section about other calling conventions (3.4).

It is worth noting that no one obliges programmers to pass arguments through stack, it is not a requirement.

One could implement any other method without using the stack at all.

For example, it is possible to allocate a space for arguments in the heap, fill it and pass it to a function via a pointer to this block in the EAX register. And this will work 41.

However, it is convenient tradition in x86 and ARM to use the stack for this.

By the way, callee function has not any information, how many arguments were passed. Functions with variable arguments count (like printf()) determines its count by specifiers in format string (which begun with % sign). If to write something like

```
printf("%d %d %d", 1234);
```

printf() will dump 1234, and then also two random numbers, which were laying near it in the stack, by chance.

That's why it is not very important how to declare main() function: as main(), main(int argc, char \*argv[]) or main(int argc, char \*argv[], char \*envp[]).

In fact, so called startup-code is calling main() roughly as:

```
push envp
push argv
push argc
call main
...
```

If you'll declare main() as main() without arguments, they are, nevertheless, are still present in the stack, but not used. If you declare main() as main(int argc, char \*argv[]), you will use two arguments, and third will remain "invisible" for your function. Even more than that, it is possible to declare main(int argc), and it will work.

#### Local variable storage

A function could allocate a space in the stack for its local variables just by shifting the stack pointer towards stack bottom. It is also not a requirement. You could store local variables wherever you like. But traditionally it is so.

#### x86: alloca() function

It is worth noting alloca() function. 42.

This function works like malloc() but allocates memory just on the stack.

Allocated memory chunk is not needed to be freed via free() function call since function epilogue (3.1) shall return value of the ESP back to initial state and allocated memory will be just annulled.

It is worth noting how alloca() implemented.

This function, if to simplify, just shifting ESP deeply to stack bottom so much bytes you need and set ESP as a pointer to the *allocated* block. Let's try:

<sup>&</sup>lt;sup>41</sup>For example, in the "The Art of Computer Programming" book by Donald Knuth, in section 1.4.1 dedicated to subroutines [16, section 1.4.1], we can read about one way to supply arguments to subroutine is simply to list them after the JMP instruction passing control to subroutine. Knuth writes this method was particularly convenient on System/360.

<sup>&</sup>lt;sup>42</sup>As of MSVC, function implementation can be found in alloca16.asm and chkstk.asm in C:\Program Files (x86)\Microsoft Visual Studio 10.0\VC\crt\src\intel

```
#include <malloc.h>
#include <stdio.h>

void f()
{
    char *buf=(char*)alloca (600);
    _snprintf (buf, 600, "hi! %d, %d\n", 1, 2, 3);

    puts (buf);
};
```

(\_snprintf() function works just like printf(), but instead dumping result into stdout (e.g., to terminal or console), write it to the buf buffer. puts() copies buf contents to stdout. Of course, these two function calls might be replaced by one printf() call, but I would like to illustrate small buffer usage.)

**MSVC** Let's compile (MSVC 2010):

Listing 1.10: MSVC 2010

```
. . .
                             ; 00000258H
   mov
           eax, 600
   call
           __alloca_probe_16
   mov
           esi, esp
   push
           3
   push
           2
   push
           1
           OFFSET $SG2672
   push
                           ; 00000258H
   push
           600
   push
           esi
   call
           __snprintf
   push
           esi
   call
           _puts
   add
                            ; 000001cH
           esp, 28
```

The sole alloca() argument passed via EAX (instead of pushing into stack) <sup>43</sup>. After alloca() call, ESP is now pointing to the block of 600 bytes and we can use it as memory for buf array.

**GCC + Intel syntax** GCC 4.4.1 can do the same without calling external functions:

Listing 1.11: GCC 4.7.3

```
.LCO:
         .string "hi! %d, %d, %d\n"
f:
                 ebp
        push
        mov
                 ebp, esp
        push
                 ebx
                 esp, 660
        sub
                 ebx, [esp+39]
        lea
        and
                 ebx, -16
                                                       ; align pointer by 16-bit border
        mov
                 DWORD PTR [esp], ebx
                                                       ; s
                 DWORD PTR [esp+20], 3
        mov
                 DWORD PTR [esp+16], 2
        mov
        mov
                 DWORD PTR [esp+12], 1
```

<sup>&</sup>lt;sup>43</sup>It is because alloca() is rather compiler intrinsic (??) than usual function.

One of the reason the is in the separated function instead of couple instructions just in the code, because MSVC<sup>44</sup> implementation of the alloca() function also has a code which reads from the memory just allocated, in order to let OS to map physical memory to this VM<sup>45</sup> region.

```
mov DWORD PTR [esp+8], OFFSET FLAT:.LCO; "hi! %d, %d, %d\n"
mov DWORD PTR [esp+4], 600; maxlen
call _snprintf
mov DWORD PTR [esp], ebx; s
call puts
mov ebx, DWORD PTR [ebp-4]
leave
ret
```

#### **GCC + AT&T syntax** Let's see the same code, but in AT&T syntax:

#### Listing 1.12: GCC 4.7.3

```
.LCO:
         .string "hi! %d, %d, %d\n"
f:
                 %ebp
        pushl
        movl
                 %esp, %ebp
        pushl
                 %ebx
        subl
                 $660, %esp
        leal
                 39(%esp), %ebx
        andl
                 $-16, %ebx
                 %ebx, (%esp)
        movl
                 $3, 20(%esp)
        movl
                 $2, 16(%esp)
        movl
        movl
                 $1, 12(%esp)
                 $.LCO, 8(%esp)
        Tvom
                 $600, 4(%esp)
        movl
        call
                 _snprintf
                %ebx, (%esp)
        movl
        call
                 puts
        movl
                 -4(%ebp), %ebx
        leave
        ret
```

The same code as in previos listing.

N.B. E.g. movl \$3, 20 (%esp) is analogous to mov DWORD PTR [esp+20], 3 in Intel-syntax — when addressing memory in form register+offset, it is written in AT&T syntax as offset (%register).

#### (Windows) SEH

SEH<sup>46</sup> records are also stored on the stack (if they present).. Read more about it: (5.5).

#### **Buffer overflow protection**

More about it here (1.14.2).

# **1.3** printf() with several arguments

Now let's extend *Hello*, *world!* (1.1) example, replacing printf() in the main() function body by this:

```
printf("a=%d; b=%d; c=%d", 1, 2, 3);
```

#### 1.3.1 x86

Let's compile it by MSVC 2010 and we got:

<sup>&</sup>lt;sup>46</sup>Structured Exception Handling: 5.5

```
$SG3830 DB 'a=%d; b=%d; c=%d', 00H

...

push 3
push 2
push 1
push 0FFSET $SG3830
call _printf
add esp, 16 ; 00000010H
```

Almost the same, but now we can see the printf() arguments are pushing into stack in reverse order: and the first argument is pushing in as the last one.

By the way, variables of int type in 32-bit environment has 32-bit width that is 4 bytes.

So, we got here 4 arguments. 4\*4=16 —they occupy exactly 16 bytes in the stack: 32-bit pointer to string and 3 number of *int* type.

When stack pointer (the ESP register) is corrected by "ADD ESP, X" instruction after a function call, often, the number of function arguments could be deduced here: just divide X by 4.

Of course, this is related only to *cdecl* calling convention.

See also section about calling conventions (3.4).

It is also possible for compiler to merge several "ADD ESP, X" instructions into one, after last call:

```
push a1
push a2
call ...
...
push a1
call ...
push a1
call ...
push a1
push a2
push a2
push a3
call ...
add esp, 24
```

Now let's compile the same in Linux by GCC 4.4.1 and take a look in IDA what we got:

```
main
                 proc near
var_10
                 = dword ptr -10h
var_C
                 = dword ptr -0Ch
var_8
                 = dword ptr -8
                 = dword ptr -4
var_4
                 push
                         ebp
                 mov
                         ebp, esp
                         esp, OFFFFFFOh
                 and
                 sub
                         esp, 10h
                         eax, offset aADBDCD; "a=%d; b=%d; c=%d"
                 mov
                 mov
                         [esp+10h+var_4], 3
                         [esp+10h+var_8], 2
                 mov
                         [esp+10h+var_C], 1
                 mov
                         [esp+10h+var_10], eax
                 mov
                         _printf
                 call
                         eax, 0
                 WOW
                 leave
                 retn
main
                 endp
```

It can be said, the difference between code by MSVC and GCC is only in method of placing arguments on the stack. Here GCC working directly with stack without PUSH/POP.

#### 1.3.2 ARM: 3 printf() arguments

Traditionally, ARM arguments passing scheme (calling convention) is as follows: the 4 first arguments are passed in the RO-R3 registers and remaining arguments —via stack. This resembling arguments passing scheme in fastcall (3.4.3) or win64 (3.4.5).

#### Non-optimizing Keil + ARM mode

Listing 1.13: Non-optimizing Keil + ARM mode

```
.text:00000014
                            printf_main1
.text:00000014 10 40 2D E9
                                                     SP!, {R4,LR}
                                            STMFD
.text:00000018 03 30 A0 E3
                                            VOM
                                                     R3, #3
.text:0000001C 02 20 A0 E3
                                            VOM
                                                     R2, #2
.text:00000020 01 10 A0 E3
                                            VOM
                                                     R1, #1
.text:00000024 1D 0E 8F E2
                                            ADR
                                                     RO, aADBDCD
                                                                      ; "a=%d; b=%d; c=%d\n"
.text:00000028 0D 19 00 EB
                                            BI.
                                                     __2printf
.text:0000002C 10 80 BD E8
                                            LDMFD
                                                     SP!, {R4,PC}
```

So, the first 4 arguments are passing via RO-RO arguments in this order: pointer to the printf() format string in the RO, then 1 in R1, 2 in R2 and 3 in R3.

Nothing unusual so far.

#### **Optimizing Keil + ARM mode**

Listing 1.14: Optimizing Keil + ARM mode

.text:00000014		EXPORT p	orintf_main1	
.text:00000014	<pre>printf_main1</pre>			
.text:00000014 03 30 A0 E3		VOM	R3, #3	
.text:00000018 02 20 A0 E3		VOM	R2, #2	
.text:0000001C 01 10 A0 E3		VOM	R1, #1	
.text:00000020 1E 0E 8F E2		ADR	RO, aADBDCD	; "a=%d; b=%d; c=%d\n"
.text:00000024 CB 18 00 EA		В	2printf	

This is optimized (-03) version for ARM mode and here we see B as the last instruction instead of familiar BL. Another difference between this optimized version and previous one (compiled without optimization) is also in the fact that there are no function prologue and epilogue (instructions which are saving RO and LR registers values). B instruction just jumping to another address, without any manipulation of the LR register, that is, it is JMP analogue in x86. Why it works fine? Because this code is in fact effectively equivalent to the previous. There are two main reasons: 1) stack is not modified, as well as SP stack pointer; 2) printf() call is the last one, there is nothing going on after it. After finishing, printf() function will just return control to the address stored in the LR. But the address of the point from where our function was called is now in the LR! And consequently, control from printf() will returned to the point. As a consequent, we do not need to save LR since we do not need to modify LR. And we do not need to modify LR since there are no other functions calls except printf(), furthermore, after this call we are not planning to do anything! That's why this optimization is possible.

Another similar example was described in "switch()/case/default" section, here (1.9.1).

#### **Optimizing Keil + thumb mode**

Listing 1.15: Optimizing Keil + thumb mode

```
.text:0000000C
                            printf_main1
.text:0000000C 10 B5
                                             PUSH
                                                     {R4,LR}
.text:0000000E 03 23
                                             MOVS
                                                     R3, #3
.text:00000010 02 22
                                             MOVS
                                                     R2, #2
.text:00000012 01 21
                                             MOVS
                                                     R1, #1
.text:00000014 A4 A0
                                             ADR
                                                     RO, aADBDCD
                                                                      ; a=%d; b=%d; c=%d\n"
.text:00000016 06 F0 EB F8
                                             BL
                                                      __2printf
                                             POP
.text:0000001A 10 BD
                                                     {R4,PC}
```

There is no significant difference from non-optimized code for ARM mode.

#### 1.3.3 ARM: 8 printf() arguments

To see, how other arguments will be passed via stack, let's change our example again by increasing number of arguments to be passed to 9 (printf() format string + 8 int variables):

```
void printf_main2()
{
          printf("a=%d; b=%d; c=%d; d=%d; e=%d; f=%d; g=%d; h=%d\n", 1, 2, 3, 4, 5, 6, 7, 8);
};
```

#### **Optimizing Keil: ARM mode**

```
.text:00000028
                           printf_main2
.text:00000028
.text:00000028
                           var_18
                                            = -0x18
.text:00000028
                           var 14
                                            = -0x14
.text:00000028
                           var_4
                                            = -4
.text:00000028
                                                    LR, [SP, #var_4]!
.text:00000028 04 E0 2D E5
                                            STR
.text:0000002C 14 D0 4D E2
                                            SUB
                                                     SP, SP, #0x14
.text:00000030 08 30 A0 E3
                                            VOM
                                                     R3, #8
.text:00000034 07 20 A0 E3
                                            MOV
                                                     R2, #7
.text:00000038 06 10 A0 E3
                                            MOV
                                                     R1, #6
.text:0000003C 05 00 A0 E3
                                            MOV
                                                     RO, #5
.text:00000040 04 C0 8D E2
                                                    R12, SP, #0x18+var_14
                                            ADD
.text:00000044 OF 00 8C E8
                                            STMIA
                                                     R12, {R0-R3}
.text:00000048 04 00 A0 E3
                                            VOM
                                                     RO, #4
.text:0000004C 00 00 8D E5
                                            STR.
                                                     RO, [SP,#0x18+var_18]
.text:00000050 03 30 A0 E3
                                                    R3, #3
                                            VOM
                                                    R2, #2
.text:00000054 02 20 A0 E3
                                            VOM
.text:00000058 01 10 A0 E3
                                            VOM
                                                     R1, #1
.text:0000005C 6E 0F 8F E2
                                            ADR
                                                    RO, aADBDCDDDEDFDGD; "a=%d; b=%d; c=%d; d=%d;
    e=%d; f=%d; g=%"...
.text:00000060 BC 18 00 EB
                                            BL
                                                     __2printf
                                                     SP, SP, #0x14
.text:00000064 14 D0 8D E2
                                            ADD
.text:00000068 04 F0 9D E4
                                            LDR.
                                                    PC, [SP+4+var_4],#4
```

This code can be divided into several parts:

#### Function prologue:

The very first "STR LR, [SP, #var\_4]!" instruction saves the LR on the stack, because we will use this register for printf() call.

The second "SUB SP, SP, #0x14" instruction decreasing SP stack pointer, but in fact, this procedure is needed for allocating a space of size 0x14 (20) bytes in the stack. Indeed, we need to pass 5 32-bit values via stack to the printf() function, and each one occupy 4 bytes, that is 5\*4=20—exactly. Other 4 32-bit values will be passed in registers.

• Passing 5, 6, 7 and 8 via stack:

Then values 5, 6, 7 and 8 are written to the R0, R1, R2 and R3 registers respectively. Then "ADD R12, SP, #0x18+var\_14" instruction writes an address of the point in the stack, where these 4 variables will be written, into the R12 register.  $var_14$  is an assembly macro, equal to -0x14, such macros are created by IDA in order to demonstrate simply how code accessing stack.  $var_2$ ? macros created by IDA reflecting local variables in the stack. So, SP+4 will be written into the R12 register. The next "STMIA R12, R0-R3" instruction writes R0-R3 registers contents at the point in memory to which R12 pointing. STMIA instruction meaning Store Multiple Increment After. Increment After meaning the R12 will be increasing by 4 after each register value write.

- Passing 4 via stack: 4 is stored in the RO and then, this value, with the help of "STR RO, [SP, #0x18+var\_18]" instruction, is saved on the stack.  $var_18$  is -0x18, offset will be 0, so, value from the RO register (4) will be written to a point the SP pointing to.
- Passing 1, 2 and 3 via registers:

Values of first 3 numbers (a, b, c) (1, 2, 3 respectively) are passing in R1, R2 and R3 registers right before printf() call, and other 5 values are passed via stack and this is how:

- printf() call:
- Function epilogue:

"ADD SP, SP, #0x14" instruction returns the SP pointer back to former point, thus annulling what was written to stack. Of course, what was written on the stack will stay there, but it all will be rewritten while execution of following functions.

"LDR PC, [SP+4+var\_4], #4" instruction loads saved LR value from the stack into the PC register, providing exit from the function.

#### **Optimizing Keil: thumb mode**

```
.text:0000001C
                           printf_main2
.text:0000001C
.text:000001C
                                            = -0x18
                           var_18
.text:0000001C
                           var_14
                                            = -0x14
.text:000001C
                           var_8
                                            = -8
.text:0000001C
                                            PUSH
                                                     {LR}
.text:0000001C 00 B5
.text:0000001E 08 23
                                            MOVS
                                                    R3, #8
                                                    SP, SP, #0x14
.text:00000020 85 B0
                                            SUB
                                                    R3, [SP,#0x18+var_8]
.text:00000022 04 93
                                            STR
.text:00000024 07 22
                                            MOVS
                                                    R2, #7
                                            MOVS
                                                    R1, #6
.text:00000026 06 21
.text:00000028 05 20
                                            MOVS
                                                    RO, #5
.text:0000002A 01 AB
                                            ADD
                                                    R3, SP, #0x18+var_14
.text:0000002C 07 C3
                                            STMIA
                                                    R3!, {R0-R2}
.text:0000002E 04 20
                                            MOVS
                                                    RO, #4
                                                    RO, [SP,#0x18+var_18]
.text:00000030 00 90
                                            STR
                                            MOVS
                                                    R3, #3
.text:00000032 03 23
                                                    R2, #2
                                            MOVS
.text:00000034 02 22
.text:00000036 01 21
                                            MOVS
                                                    R1, #1
                                                    RO, aADBDCDDDEDFDGD ; "a=%d; b=%d; c=%d; d=%d;
.text:00000038 A0 A0
                                            ADR
    e=%d; f=%d; g=%"...
.text:0000003A 06 F0 D9 F8
                                            BL
                                                     __2printf
.text:0000003E
.text:0000003E
                           loc_3E
                                                                     ; CODE XREF: example13_f+16
.text:0000003E 05 B0
                                            ADD
                                                    SP, SP, #0x14
.text:00000040 00 BD
                                            POP
                                                     {PC}
```

Almost same as in previous example, however, this is thumb code and values are packed into stack differently: 8 for the first time, then 5, 6, 7 for the second and 4 for the third.

#### Optimizing Xcode (LLVM): ARM mode

text:0000290C	_printf_main2		
text:0000290C			
text:0000290C	var_1C	= -0x1C	
text:0000290C	var_C	= -0xC	
text:0000290C			
text:0000290C 80 40 2D ES	)	STMFD	SP!, {R7,LR}
text:00002910 0D 70 A0 E1	Ĺ	MOV	R7, SP
text:00002914 14 D0 4D E2	2	SUB	SP, SP, #0x14
text:00002918 70 05 01 E3	3	MOV	RO, #0x1570
text:0000291C 07 C0 A0 E3	3	MOV	R12, #7
text:00002920 00 00 40 E3	3	MOVT	RO, #0
text:00002924 04 20 A0 E3	3	MOV	R2, #4
text:00002928 00 00 8F E0	)	ADD	RO, PC, RO
text:0000292C 06 30 A0 E3	3	MOV	R3, #6
text:00002930 05 10 A0 E3	3	MOV	R1, #5
text:00002934 00 20 8D E	5	STR	R2, [SP,#0x1C+var_1C]

text:00002938 0A 10 8D	E9 S	STMFA S	SP, {R1,R3,R12}
text:0000293C 08 90 A0	E3 N	MOV	R9, #8
text:00002940 01 10 A0	E3 N	MOV	R1, #1
text:00002944 02 20 A0	E3 N	MOV	R2, #2
text:00002948 03 30 A0	E3 N	MOV	R3, #3
text:0000294C 10 90 8D	E5 S	STR F	R9, [SP,#0x1C+var_C]
text:00002950 A4 05 00	EB I	BL _	_printf
text:00002954 07 D0 A0	E1 N	MOV	SP, R7
text:00002958 80 80 BD	E8 I	LDMFD S	SP!, {R7,PC}

Almost the same what we already figured out, with the exception of STMFA (Store Multiple Full Ascending) instruction, it is synonym to STMIB (Store Multiple Increment Before) instruction. This instruction increasing value in the SP register and only then writing next register value into memory, but not vice versa.

Another thing we easily spot is the instructions are ostensibly located randomly. For instance, value in the R0 register is prepared in three places, at addresses 0x2918, 0x2920 and 0x2928, when it would be possible to do it in one single point. However, optimizing compiler has its own reasons about how to place instructions better. Usually, processor attempts to simultaneously execute instructions located side-by-side. For example, instructions like 'MOVT R0, #0' and 'ADD R0, PC, R0' cannot be executed simultaneously since they both modifying the R0 register. On the other hand, 'MOVT R0, #0' and 'MOV R2, #4' instructions can be executed simultaneously since effects of their execution are not conflicting with each other. Presumably, compiler tries to generate code in such way, where it is possible, of course.

#### Optimizing Xcode (LLVM): thumb-2 mode

text:00002BA0	_printf_main2		
text:00002BA0			
text:00002BA0	var_1C	= -0x1C	
text:00002BA0	var_18	= -0x18	
text:00002BA0	var_C	= -0xC	
text:00002BA0			
text:00002BA0 80 B5		PUSH	{R7,LR}
text:00002BA2 6F 46		MOV	R7, SP
text:00002BA4 85 B0		SUB	SP, SP, #0x14
text:00002BA6 41 F2 D8 20		MOVW	RO, #0x12D8
text:00002BAA 4F F0 07 0C		MOV.W	R12, #7
text:00002BAE CO F2 00 00		MOVT.W	RO, #0
text:00002BB2 04 22		MOVS	R2, #4
text:00002BB4 78 44		ADD	RO, PC ; char *
text:00002BB6 06 23		MOVS	R3, #6
text:00002BB8 05 21		MOVS	R1, #5
text:00002BBA 0D F1 04 0E		ADD.W	LR, SP, #0x1C+var_18
text:00002BBE 00 92		STR	R2, [SP,#0x1C+var_1C]
text:00002BC0 4F F0 08 09		MOV.W	R9, #8
text:00002BC4 8E E8 0A 10		STMIA.W	LR, {R1,R3,R12}
text:00002BC8 01 21		MOVS	R1, #1
text:00002BCA 02 22		MOVS	R2, #2
text:00002BCC 03 23		MOVS	R3, #3
text:00002BCE CD F8 10 90		STR.W	R9, [SP,#0x1C+var_C]
text:00002BD2 01 F0 0A EA		BLX	_printf
text:00002BD6 05 B0		ADD	SP, SP, #0x14
text:00002BD8 80 BD		POP	{R7,PC}

Almost the same as in previous example, with the exception the thumb-instructions are used here instead.

#### **1.3.4** By the way

By the way, this difference between passing arguments in x86 and ARM is a good illustration the CPU is not aware of how arguments is passed to functions. It is also possible to create hypothetical compiler which is able to pass arguments via a special structure not using stack at all.

## 1.4 scanf()

Now let's use scanf().

```
int main()
{
    int x;
    printf ("Enter X:\n");
    scanf ("%d", &x);
    printf ("You entered %d...\n", x);
    return 0;
};
```

OK, I agree, it is not clever to use scanf() today. But I wanted to illustrate passing pointer to int.

#### 1.4.1 About pointers

It is one of the most fundamental things in computer science. Often, large array, structure or object, it is too costly to pass to other function, while passing its address is much easier. More than that: if calling function must modify something in the large array or structure, to return it as a whole is absurdly as well. So the simplest thing to do is to pass an address of array or structure to function, and let it change what must be changed.

In C/C++ it is just an address of some point in memory.

In x86, address is represented as 32-bit number (i.e., occupying 4 bytes), while in x86–64 it is 64-bit number (occupying 8 bytes). By the way, that is the reason of some people's indignation related to switching to x86-64 —all pointers on x64-architecture will require twice as more space.

With some effort, it is possible to work only with untyped pointers; e.g. standard C function memcpy(), copying a block from one place in memory to another, takes 2 pointers of void\* type on input, since it is not possible to predict block type you would like to copy. And it is not even important to know, only block size is important.

Also pointers are widely used when function needs to return more than one value (we will back to this in future (1.7)). scanf() is just that case. In addition to the function's need to show how many values were read successfully, it also should return all these values.

In C/C++ pointer type is needed only for type checking on compiling stage. Internally, in compiled code, there is no information about pointers types.

#### 1.4.2 x86

What we got after compiling in MSVC 2010:

```
CONST
         SEGMENT
$SG3831
           DR
                  'Enter X:', OaH, OOH
$SG3832
           DB
                  '%d', 00H
$SG3833
                  'You entered %d...', OaH, OOH
           DB
CONST
         ENDS
PUBLTC
          _main
EXTRN
         _scanf:PROC
EXTRN
         _printf:PROC
; Function compile flags: /Odtp
         SEGMENT
_TEXT
_x = -4
                                  ; size = 4
         PROC
_main
    push
           ebp
    mov
           ebp, esp
    push
           ecx
    push
           OFFSET $SG3831
           _printf
    call
    add
           esp, 4
           eax, DWORD PTR _x$[ebp]
    lea
    push
           OFFSET $SG3832
    push
```

```
call
            _scanf
    add
            esp, 8
            ecx, DWORD PTR _x$[ebp]
   mov
    push
            OFFSET $SG3833
   push
            _printf
    call
    add
            esp, 8
    xor
            eax, eax
   mov
            esp, ebp
            ebp
   pop
            0
   ret
         ENDP
_{\mathtt{main}}
_TEXT
         ENDS
```

Variable x is local.

C/C++ standard tell us it must be visible only in this function and not from any other point. Traditionally, local variables are placed in the stack. Probably, there could be other ways, but in x86 it is so.

Next instruction after function prologue, PUSH ECX, has not a goal to save ECX state (notice absence of corresponding POP ECX at the function end).

In fact, this instruction just allocates 4 bytes on the stack for x variable storage.

x will be accessed with the assistance of the \_x\$ macro (it equals to -4) and the EBP register pointing to current frame.

Over a span of function execution, EBP is pointing to current stack frame and it is possible to have an access to local variables and function arguments via EBP+offset.

It is also possible to use ESP, but it is often changing and not very convenient. So it can be said, the value of the EBP is frozen state of the value of the ESP at the moment of function execution start.

Function scanf () in our example has two arguments.

First is pointer to the string containing ""d" and second —address of variable x.

First of all, address of the x variable is placed into the EAX register by lea eax, DWORD PTR \_x\$[ebp] instruction LEA meaning load effective address but over a time it changed its primary application (11.5.6).

It can be said, LEA here just stores sum of the value in the EBP register and \_x\$ macro to the EAX register.

It is the same as lea eax, [ebp-4].

So, 4 subtracting from value in the EBP register and result is placed to the EAX register. And then value in the EAX register is pushing into stack and scanf() is called.

After that, printf() is called. First argument is pointer to string: "You entered %d...\n".

Second argument is prepared as: mov ecx, [ebp-4], this instruction places to the ECX not address of the x variable, but its contents.

After, value in the ECX is placed on the stack and the last printf() called.

Let's try to compile this code in GCC 4.4.1 under Linux:

```
main
                proc near
var_20
                = dword ptr -20h
var_1C
                = dword ptr -1Ch
var 4
                = dword ptr -4
                push
                         ebp
                mov
                         ebp, esp
                         esp, OFFFFFFOh
                and
                sub
                         esp, 20h
                         [esp+20h+var_20], offset aEnterX; "Enter X:"
                mov
                         _puts
                call
                         eax, offset aD ; "%d"
                mov
                         edx, [esp+20h+var_4]
                lea
                         [esp+20h+var_1C], edx
                mov
                         [esp+20h+var_20], eax
                         ___isoc99_scanf
                 call
                         edx, [esp+20h+var_4]
                mov
                         eax, offset aYouEnteredD___ ; "You entered %d...\n"
                mov
                         [esp+20h+var_1C], edx
                mov
                         [esp+20h+var_20], eax
                mov
                         _printf
                 call
                mov
                         eax, 0
```

```
leave retn main endp
```

GCC replaced first the printf() call to the puts(), it was already described (1.1.2) why it was done. As before —arguments are placed on the stack by MOV instruction.

#### 1.4.3 ARM

#### **Optimizing Keil + thumb mode**

```
.text:00000042
                            scanf_main
.text:00000042
.text:00000042
                            var_8
                                             = -8
.text:00000042
.text:00000042 08 B5
                                             PUSH
                                                     \{R3,LR\}
                                                     RO, aEnterX
.text:00000044 A9 A0
                                             ADR
                                                                      ; "Enter X:\n"
.text:00000046 06 F0 D3 F8
                                             BL
                                                      __2printf
.text:0000004A 69 46
                                             MOV
                                                     R1, SP
.text:0000004C AA A0
                                             ADR
                                                     RO, aD
                                                                       ; "%d"
.text:0000004E 06 F0 CD F8
                                             BI.
                                                      __Oscanf
.text:00000052 00 99
                                             LDR
                                                     R1, [SP, #8+var_8]
.text:00000054 A9 A0
                                             ADR
                                                     RO, aYouEnteredD___; "You entered %d...\n"
.text:00000056 06 F0 CB F8
                                             BL
                                                      __2printf
.text:0000005A 00 20
                                             MOVS
                                                     RO, #0
.text:0000005C 08 BD
                                                     {R3,PC}
                                             POP
```

A pointer to a *int*-typed variable must be passed to a scanf() so it can return value via it. *int* is 32-bit value, so we need 4 bytes for storing it somewhere in memory, and it fits exactly in 32-bit register. A place for the local variable x is allocated in the stack and IDA named it *var\_8*, however, it is not necessary to allocate it since SP stack pointer is already pointing to the space may be used instantly. So, SP stack pointer value is copied to the R1 register and, together with format-string, passed into scanf(). Later, with the help of the LDR instruction, this value is moved from stack into the R1 register in order to be passed into printf().

Examples compiled for ARM-mode and also examples compiled with Xcode LLVM are not differ significantly from what we saw here, so they are omitted.

#### 1.4.4 Global variables

#### x86

What if x variable from previous example will not be local but global variable? Then it will be accessible from any point, not only from function body. It is not very good programming practice, but for the sake of experiment we could do this.

```
_DATA
          SEGMENT
        _x:DWORD
COMM
                   'Enter X:', OaH, OOH
$SG2456
            DB
$SG2457
            DB
                   '%d', 00H
$SG2458
            DB
                   'You entered %d...', OaH, OOH
DATA
         ENDS
PUBLIC
           _{\mathtt{main}}
EXTRN
          _scanf:PROC
         _printf:PROC
EXTRN
; Function compile flags: /Odtp
         SEGMENT
_TEXT
_{\mathtt{main}}
          PROC
    push
            ebp
    mov
            ebp, esp
            OFFSET $SG2456
    push
    call
            _printf
    add
            esp, 4
    push
            OFFSET _x
    push
            OFFSET $SG2457
```

```
call
           _scanf
   add
           esp, 8
           eax, DWORD PTR _x
   mov
   push
           OFFSET $SG2458
   push
           _printf
   call
   add
           esp, 8
   xor
           eax, eax
   pop
           ebp
           0
   ret
         ENDP
main
         ENDS
_TEXT
```

Now x variable is defined in the \_DATA segment. Memory in local stack is not allocated anymore. All accesses to it are not via stack but directly to process memory. Not initialized global variables takes no place in the executable file (indeed, why we should allocate a place in the executable file for initially zeroed variables?), but when someone will access this place in memory, OS will allocate a block of zeroes there<sup>47</sup>.

Now let's assign value to variable explicitly:

```
int x=10; // default value
```

#### We got:

```
_DATA SEGMENT
_x DD OaH
...
```

Here we see value 0xA of DWORD type (DD meaning DWORD = 32 bit).

If you will open compiled .exe in IDA, you will see the x variable placed at the beginning of the \_DATA segment, and after you'll see text strings.

If you will open compiled .exe in IDA from previous example where x value is not defined, you'll see something like this:

```
; DATA XREF: _main+10
.data:0040FA80 _x
                               dd?
.data:0040FA80
                                                        ; _main+22
.data:0040FA84 dword_40FA84
                               dd?
                                                        ; DATA XREF: _memset+1E
                                                        ; unknown_libname_1+28
.data:0040FA84
                                                        ; DATA XREF: ___sbh_find_block+5
                               dd?
.data:0040FA88 dword_40FA88
.data:0040FA88
                                                        ; ___sbh_free_block+2BC
.data:0040FA8C ; LPV0ID lpMem
                                                        ; DATA XREF: ___sbh_find_block+B
.data:0040FA8C lpMem
                               dd?
.data:0040FA8C
                                                        ; ___sbh_free_block+2CA
                                                        ; DATA XREF: _V6_HeapAlloc+13
.data:0040FA90 dword_40FA90
                               dd?
.data:0040FA90
                                                        ; __calloc_impl+72
.data:0040FA94 dword_40FA94
                               dd?
                                                        ; DATA XREF: ___sbh_free_block+2FE
```

\_x marked as? among other variables not required to be initialized. This means that after loading .exe to memory, a space for all these variables will be allocated and a random garbage will be here. But in an .exe file these not initialized variables are not occupy anything. E.g. it is suitable for large arrays.

It is almost the same in Linux, except segment names and properties: not initialized variables are located in the \_bss segment. In ELF file format this segment has such attributes:

```
; Segment type: Uninitialized ; Segment permissions: Read/Write
```

If to statically assign a value to variable, e.g. 10, it will be placed in the  $\_data$  segment, this is segment with the following attributes:

```
; Segment type: Pure data
; Segment permissions: Read/Write
```

<sup>&</sup>lt;sup>47</sup>That is how VM behaves

#### ARM: Optimizing Keil + thumb mode

```
.text:00000000; Segment type: Pure code
.text:00000000
                                AREA .text, CODE
.text:00000000 main
.text:00000000
                                PUSH
                                        \{R4,LR\}
.text:00000002
                                ADR
                                        RO, aEnterX
                                                          ; "Enter X:\n"
.text:00000004
                                BI.
                                         __2printf
.text:00000008
                                LDR
                                        R1, =x
.text:0000000A
                                ADR.
                                        RO, aD
                                                          ; "%d"
.text:0000000C
                                BL
                                         __Oscanf
.text:00000010
                                LDR
                                        R0, =x
.text:0000012
                                LDR
                                        R1, [R0]
.text:00000014
                                        RO, aYouEnteredD___ ; "You entered %d...\n"
                                ADR
.text:00000016
                                RI.
                                         __2printf
.text:000001A
                                MOVS
                                        RO, #0
.text:0000001C
                                POP
                                        {R4,PC}
.text:00000020 aEnterX
                                DCB "Enter X:",0xA,0
                                                         ; DATA XREF: main+2
.text:0000002A
                                DCB
                                       0
.text:0000002B
                                DCB
                                       0
.text:0000002C off_2C
                                DCD x
                                                         ; DATA XREF: main+8
.text:0000002C
                                                         ; main+10
                                DCB "%d",0
                                                         ; DATA XREF: main+A
.text:00000030 aD
.text:00000033
                                DCB
                                       0
.text:00000034 aYouEnteredD___ DCB "You entered %d...",0xA,0 ; DATA XREF: main+14
.text:00000047
                                DCB 0
.text:00000047 ; .text
                                ends
.text:00000047
.data:00000048 ; Segment type: Pure data
                                AREA .data, DATA
.data:00000048
.data:00000048
                                ; ORG 0x48
.data:00000048
                                EXPORT x
.data:00000048 x
                                                          ; DATA XREF: main+8
                                DCD OxA
.data:00000048
                                                          ; main+10
.data:00000048 ; .data
                                ends
```

So, x variable is now global and somehow, it is now located in another segment, namely data segment (.data). One could ask, why text strings are located in code segment (.text) and x can be located right here? Since this is variable, and by its definition, it can be changed. And probably, can be changed very often. Segment of code not infrequently can be located in microcontroller ROM (remember, we now deal with embedded microelectronics, and memory scarcity is common here), and changeable variables —in RAM<sup>48</sup>. It is not very economically to store constant variables in RAM when one have ROM. Furthermore, data segment with constants in RAM must be initialized before, since after RAM turning on, obviously, it contain random information.

Onwards, we see, in code segment, a pointer to the x (off\_2C) variable, and all operations with variable occurred via this pointer. This is because x variable can be located somewhere far from this code fragment, so its address must be saved somewhere in close proximity to the code. LDR instruction in thumb mode can address only variable in range of 1020 bytes from the point it is located. Same instruction in ARM-mode —variables in range  $\pm 4095$  bytes, this, address of the x variable must be located somewhere in close proximity, because, there is no guarantee the linker will able to place this variable near the code, it could be even in external memory chip!

One more thing: if variable will be declared as *const*, Keil compiler shall allocate it in the .constdata segment. Perhaps, thereafter, linker will able to place this segment in ROM too, along with code segment.

<sup>&</sup>lt;sup>48</sup>Random-access memory

#### 1.4.5 scanf() result checking

#### x86

As I noticed before, it is slightly old-fashioned to use scanf() today. But if we have to, we need at least check if scanf() finished correctly without error.

By standard, scanf ()<sup>49</sup> function returns number of fields it successfully read.

In our case, if everything went fine and user entered a number, scanf() will return 1 or 0 or EOF in case of error. I added C code for scanf() result checking and printing error message in case of error.

What we got in assembly language (MSVC 2010):

```
Line 8
                 eax, DWORD PTR _x$[ebp]
        lea
        push
                 OFFSET $SG3833 ; '%d', 00H
        push
        call
                 _scanf
        add
                 esp, 8
        cmp
                 eax. 1
                 SHORT $LN2@main
        jne
; Line 9
                 ecx, DWORD PTR _x$[ebp]
        mov
        push
        push
                 OFFSET $SG3834; 'You entered %d...', OaH, OOH
        call
                 _printf
        add
                 esp, 8
; Line 10
                 SHORT $LN1@main
        jmp
$LN2@main:
; Line 11
        push
                 OFFSET $SG3836; 'What you entered? Huh?', OaH, OOH
        call
                 _printf
        add
                 esp, 4
$LN1@main:
; Line 13
                 eax, eax
```

Caller function (main()) must have access to the result of callee function (scanf()), so callee leaves this value in the EAX register.

After, we check it with the help of instruction CMP EAX, 1 (CoMPare), in other words, we compare value in the EAX register with 1.

JNE conditional jump follows CMP instruction. JNE means Jump if Not Equal.

So, if value in the EAX register not equals to 1, then the processor will pass execution to the address mentioned in operand of JNE, in our case it is \$LN2@main. Passing control to this address, CPU will execute function printf() with argument 'What you entered? Huh?''. But if everything is fine, conditional jump will not be taken, and another printf() call will be executed, with two arguments: 'You entered %d...' and value of variable x.

Since second subsequent printf() not needed to be executed, there is JMP after (unconditional jump), it will pass control to the point after second printf() and before XOR EAX, EAX instruction, which implement return 0.

<sup>&</sup>lt;sup>49</sup>MSDN: scanf, wscanf

So, it can be said that comparing a value with another is *usually* implemented by CMP/Jcc instructions pair, where *cc* is *condition code*. CMP comparing two values and set processor flags<sup>50</sup>. Jcc check flags needed to be checked and pass control to mentioned address (or not pass).

But in fact, this could be perceived paradoxical, but CMP instruction is in fact SUB (subtract). All arithmetic instructions set processor flags too, not only CMP. If we compare 1 and 1, 1-1 will be 0 in result, ZF flag will be set (meaning the last result was 0). There is no any other circumstances when it is possible except when operands are equal. JNE checks only ZF flag and jumping only if it is not set. JNE is in fact a synonym of JNZ ( $Jump\ if\ Not\ Zero$ ) instruction. Assembler translating both JNE and JNZ instructions into one single opcode. So, CMP instruction can be replaced to SUB instruction and almost everything will be fine, but the difference is in the SUB alter the value of the first operand. CMP is "SUB without saving result".

Code generated by GCC 4.4.1 in Linux is almost the same, except differences we already considered.

#### ARM: Optimizing Keil + thumb mode

Listing 1.16: Optimizing Keil + thumb mode

```
var_8
                 = -8
                 PUSH
                          {R3,LR}
                         RO, aEnterX
                 ADR.
                                           ; "Enter X:\n"
                 BL
                          __2printf
                 VOM
                         R1, SP
                         RO, aD
                                           ; "%d"
                 ADR.
                 BL
                          __Oscanf
                         RO, #1
                 CMP
                 BEQ
                         loc_1E
                 ADR
                         RO, aWhatYouEntered; "What you entered? Huh?\n"
                 BL
                          __2printf
loc_1A
                                           ; CODE XREF: main+26
                 MOVS
                         RO, #0
                 POP
                         {R3,PC}
                                           ; CODE XREF: main+12
loc_1E
                 LDR.
                         R1, [SP,#8+var_8]
                 ADR.
                         RO, aYouEnteredD___; "You entered %d...\n"
                 BL
                          __2printf
                         loc_1A
```

New instructions here are CMP and BEQ<sup>51</sup>.

CMP is akin to the x86 instruction bearing the same name, it subtracts one argument from another and saves flags. BEQ is jumping to another address if operands while comparing were equal to each other, or, if result of last computation

was 0, or if Z flag is 1. Same thing as JZ in x86.

Everything else is simple: execution flow is forking into two branches, then the branches are converging at the point where 0 is written into the R0, as a value returned from the function, and then function finishing.

# 1.5 Passing arguments via stack

Now we figured out the caller function passing arguments to the callee via stack. But how callee access them?

```
#include <stdio.h>
int f (int a, int b, int c)
{
         return a*b+c;
};
int main()
{
        printf ("%d\n", f(1, 2, 3));
```

<sup>50</sup> About x86 flags, see also: http://en.wikipedia.org/wiki/FLAGS\_register\_(computing).

<sup>&</sup>lt;sup>51</sup>(PowerPC, ARM) Branch if Equal

```
return 0; };
```

#### 1.5.1 x86

What we have after compilation (MSVC 2010 Express):

Listing 1.17: MSVC 2010 Express

```
_TEXT
        SEGMENT
_a$ = 8
                                                               ; size = 4
_b = 12
                                                               ; size = 4
_c = 16
                                                               ; size = 4
        PROC
; File c:\...\1.c
; Line 4
        push
                 ebp
        mov
                  ebp, esp
; Line 5
                 eax, DWORD PTR _a$[ebp]
        mov
                 eax, DWORD PTR _b$[ebp]
        imul
        add
                  eax, DWORD PTR _c$[ebp]
; Line 6
        pop
                 ebp
        ret
                 0
        ENDP
_f
_main
        PROC 
; Line 9
        push
                  ebp
        mov
                 ebp, esp
; Line 10
        push
                 3
        push
                 2
                  1
        push
        call
                  _f
        add
                 esp, 12
                                                               ; 000000cH
        push
                 eax
                 OFFSET $SG2463; '%d', OaH, OOH
        push
        call
                 _printf
        add
                 esp, 8
; Line 11
                 eax, eax
        xor
; Line 12
                  ebp
        pop
        ret
                 0
        ENDP
_{\mathtt{main}}
```

What we see is the 3 numbers are pushing to stack in function main() and f(int,int,int) is called then. Argument access inside f() is organized with the help of macros like: \_a\$ = 8, in the same way as local variables accessed, but the difference in that these offsets are positive (addressed with plus sign). So, adding \_a\$ macro to the value in the EBP register, outer side of stack frame is addressed.

Then a value is stored into EAX. After IMUL instruction execution, value in the EAX is a product<sup>52</sup> of value in EAX and what is stored in \_b. After IMUL execution, ADD is summing value in EAX and what is stored in \_c. Value in the EAX is not needed to be moved: it is already in place it must be. Now return to caller —it will take value from the EAX and used it as printf() argument.

Let's compile the same in GCC 4.4.1:

Listing 1.18: GCC 4.4.1

```
public f
```

<sup>52</sup> result of multiplication

```
f
                                          ; CODE XREF: main+20
                 proc near
arg_0
                 = dword ptr
                 = dword ptr
                              0Ch
arg_4
arg_8
                 = dword ptr
                              10h
                 push
                         ebp
                         ebp, esp
                 mov
                 mov
                         eax, [ebp+arg_0]
                 imul
                         eax, [ebp+arg_4]
                         eax, [ebp+arg_8]
                 add
                 pop
                         ebp
                 retn
f
                 endp
                 public main
main
                 proc near
                                          ; DATA XREF: _start+17
var_10
                 = dword ptr -10h
var_C
                 = dword ptr -0Ch
var_8
                 = dword ptr -8
                 push
                         ebp
                 mov
                         ebp, esp
                         esp, OFFFFFFOh
                 and
                         esp, 10h
                                          ; char *
                 sub
                         [esp+10h+var_8], 3
                 mov
                 mov
                         [esp+10h+var_C], 2
                 mov
                         [esp+10h+var_10], 1
                 call
                         edx, offset aD ; \d^n
                 mov
                         [esp+10h+var_C], eax
                 mov
                 mov
                         [esp+10h+var_10], edx
                 call
                         _printf
                         eax, 0
                 mov
                 leave
                 retn
main
                 endp
```

Almost the same result.

The stack pointer is not returning back after both function exeuction, because penultimate LEAVE (11.5.6) instruction will do this, at the end.

#### 1.5.2 ARM

#### Non-optimizing Keil + ARM mode

```
.text:000000A4 00 30 A0 E1
                                             MOV
                                                      R3, R0
.text:000000A8 93 21 20 E0
                                             MLA
                                                      RO, R3, R1, R2
.text:000000AC 1E FF 2F E1
                                             BX
                                                      LR
. . .
.text:000000B0
                            main
.text:000000B0 10 40 2D E9
                                                     SP!, {R4,LR}
                                             STMFD
.text:000000B4 03 20 A0 E3
                                             MOV
                                                      R2, #3
.text:000000B8 02 10 A0 E3
                                             MOV
                                                     R1, #2
.text:000000BC 01 00 A0 E3
                                             MOV
                                                     RO, #1
.text:000000C0 F7 FF FF EB
                                             BI.
                                                      f
                                                     R4, R0
.text:000000C4 00 40 A0 E1
                                             VOM
.text:000000C8 04 10 A0 E1
                                             MOV
                                                     R1, R4
                                                                       ; "%d\n"
.text:000000CC 5A 0F 8F E2
                                             ADR
                                                     RO, aD_0
.text:000000D0 E3 18 00 EB
                                             BL
                                                      __2printf
```

.text:000000D4 00 00 A0 E3	MOV	RO, #0
.text:000000D8 10 80 BD E8	LDMFD	SP!, {R4,PC}

In main() function, two other functions are simply called, and three values are passed to the first one (f).

As I mentioned before, in ARM, first 4 values are usually passed in first 4 registers (RO-R3).

ffunction, as it seems, use first 3 registers (R0-R2) as arguments.

MLA (*Multiply Accumulate*) instruction multiplicates two first operands (R3 and R1), adds third operand (R2) to product and places result into zeroth operand (R0), via which, by standard, values are returned from functions.

Multiplication and addition at once<sup>53</sup> (*Fused multiply–add*) is very useful operation, by the way, there is no such instruction in x86, if not to count new FMA-instruction<sup>54</sup> in SIMD.

The very first MOV R3, R0, instruction, apparently, redundant (single MLA instruction could be used here instead), compiler was not optimized it, since this is non-optimizing compilation.

BX instruction returns control to the address stored in the LR register and, if it is necessary, switches processor mode from thumb to ARM or vice versa. This can be necessary since, as we can see, f function is not aware, from which code it may be called, from ARM or thumb. This, if it will be called from thumb code, BX will not only return control to the calling function, but also will switch processor mode to thumb mode. Or not switch, if the function was called from ARM code.

## Optimizing Keil + ARM mode

.text:00000098	f	
.text:00000098 91 20 20 E0	MLA	RO, R1, RO, R2
.text:0000009C 1E FF 2F E1	ВХ	LR

And here is f function compiled by Keil compiler in full optimization mode (-03). MOV instruction was optimized (or reduced) and now MLA uses all input registers and also places result right into RO, exactly where calling function will read it and use.

#### **Optimizing Keil + thumb mode**

.text:0000005E 48 43	MULS	RO, R1	
.text:00000060 80 18	ADDS	RO, RO, R2	
.text:00000062 70 47	ВХ	LR	

MLA instruction is not available in thumb mode, so, compiler generates the code doing these two operations separately. First MULS instruction multiply R0 by R1 leaving result in the R1 register. Second (ADDS) instruction adds result and R2 leaving result in the R0 register.

# 1.6 One more word about results returning.

As of x86, function execution result is usually returned in the EAX register. If it is byte type or character (char) —then in the lowest register EAX part —AL. If function returns float number, the FPU register ST(0) is to be used instead. In ARM, result is usually returned in the R0 register.

By the way, what if returning value of the main() function will be declared not as *int* but as *void*? So called startup-code is calling main() roughly as:

```
push envp
push argv
push argc
call main
push eax
call exit
```

In other words:

```
exit(main(argc,argv,envp));
```

<sup>&</sup>lt;sup>53</sup>wikipedia: Multiply–accumulate operation

<sup>&</sup>lt;sup>54</sup>https://en.wikipedia.org/wiki/FMA\_instruction\_set

<sup>&</sup>lt;sup>55</sup>See also: MSDN: Return Values (C++)

If you declare main() as *void* and nothing will be returned explicitly (by *return* statement), then something random, that was stored in the EAX register at the moment of the main() finish, will come into the sole exit() function argument. Most likely, there will be a random value, leaved from your function execution. So, exit code of program will be pseudorandom.

Let's back to the fact the returning value is leaved in the EAX register. That is why old C compilers cannot create functions capable of returning something not fitting in one register (usually type *int*) but if one needs it, one should return information via pointers passed in function arguments. Now it is possible, to return, let's say, whole structure, but still it is not very popular. If function must return a large structure, caller must allocate it and pass pointer to it via first argument, transparently for programmer. That is almost the same as to pass pointer in first argument manually, but compiler hide this.

Small example:

```
struct s
{
    int a;
    int b;
    int c;
};

struct s get_some_values (int a)
{
    struct s rt;

    rt.a=a+1;
    rt.b=a+2;
    rt.c=a+3;

    return rt;
};
```

...what we got (MSVC 2010 /0x):

```
$T3853 = 8
                                 ; size = 4
                                 ; size = 4
_a = 12
?get_some_values@@YA?AUs@@H@Z PROC
                                                ; get_some_values
    mov
           ecx, DWORD PTR _a$[esp-4]
           eax, DWORD PTR $T3853[esp-4]
    mov
           edx, DWORD PTR [ecx+1]
    lea
           DWORD PTR [eax], edx
    mov
           edx, DWORD PTR [ecx+2]
    lea
           ecx, 3
    add
           DWORD PTR [eax+4], edx
    mov
           DWORD PTR [eax+8], ecx
    mov
    ret
?get_some_values@@YA?AUs@@H@Z ENDP
                                               ; get_some_values
```

Macro name for internal variable passing pointer to structure is \$T3853 here. This example can be rewritten using C99 language extensions:

```
struct s
{
    int a;
    int b;
    int c;
};
struct s get_some_values (int a)
{
    return (struct s){.a=a+1, .b=a+2, .c=a+3};
};
```

Listing 1.19: GCC 4.8.1

1.7. POINTERS CHAPTER 1. CODE PATTERNS

```
_get_some_values proc near
                = dword ptr 4
ptr_to_struct
                = dword ptr 8
a
                        edx, [esp+a]
                mov
                mov
                         eax, [esp+ptr_to_struct]
                        ecx, [edx+1]
                lea
                mov
                         [eax], ecx
                        ecx, [edx+2]
                lea
                         edx, 3
                add
                         [eax+4], ecx
                mov
                mov
                         [eax+8], edx
                retn
_get_some_values endp
```

As we may see, the function is just filling fields in the structure, allocated by caller function. So there are no performance drawbacks.

## 1.7 Pointers

Pointers are often used to return values from function (recall scanf() case (1.4)). For example, when function should return two values:

```
void f1 (int x, int y, int *sum, int *product)
{
         *sum=x+y;
         *product=x*y;
};

void main()
{
        int sum, product;
        f1(123, 456, &sum, &product);
        printf ("sum=%d, product=%d\n", sum, product);
};
```

This compiling into:

Listing 1.20: Optimizing MSVC 2010

```
CONST
        SEGMENT
                'sum=%d, product=%d', OaH, OOH
$SG3863 DB
$SG3864 DB
                'sum=%d, product=%d', OaH, OOH
CONST ENDS
_TEXT
        SEGMENT
_x = 8
                                                           ; size = 4
_y$ = 12
                                                           ; size = 4
                                                          ; size = 4
_{sum} = 16
_product$ = 20
                                                           ; size = 4
                                          ; f1
f1 PROC
                ecx, DWORD PTR _y$[esp-4]
        mov
                eax, DWORD PTR _x$[esp-4]
        mov
                edx, DWORD PTR [eax+ecx]
        imul
                eax, ecx
                ecx, DWORD PTR _product$[esp-4]
        mov
        push
                esi
                esi, DWORD PTR _sum$[esp]
        mov
                DWORD PTR [esi], edx
        mov
                DWORD PTR [ecx], eax
        mov
                esi
        pop
```

```
f1 ENDP
                                          ; f1
_product$ = -8
                                                           ; size = 4
_{sum} = -4
                                                           ; size = 4
_main
        PROC
        sub
                 esp, 8
                 eax, DWORD PTR _product$[esp+8]
        lea
        push
                 ecx, DWORD PTR _sum$[esp+12]
        lea
        push
                 ecx
                 456
                                                           ; 000001c8H
        push
        push
                 123
                                                           ; 0000007bH
        call
                 f1
                                          ; f1
                 edx, DWORD PTR _product$[esp+24]
        mov
                 eax, DWORD PTR _sum$[esp+24]
        mov
        push
        push
                 eax
                 OFFSET $SG3863
        push
        call
                 _printf
```

Read also about references in C++: (2.3).

# 1.8 Conditional jumps

Now about conditional jumps.

```
void f_signed (int a, int b)
{
    if (a>b)
        printf ("a>b\n");
    if (a==b)
        printf ("a==b\n");
    if (a<b)
        printf ("a<b\n");</pre>
};
void f_unsigned (unsigned int a, unsigned int b)
    if (a>b)
        printf ("a>b\n");
    if (a==b)
        printf ("a==b\n");
    if (a<b)
        printf ("a<b\n");</pre>
};
int main()
    f_signed(1, 2);
    f_unsigned(1, 2);
    return 0;
};
```

#### 1.8.1 x86

# x86 + MSVC

What we have in the f\_signed() function:

#### Listing 1.21: MSVC

```
_a$ = 8
                                     ; size = 4
_b = 12
                                 ; size = 4
_f_signed PROC
    push
           ebp
    mov
           ebp, esp
           eax, DWORD PTR _a$[ebp]
    mov
    cmp
           eax, DWORD PTR _b$[ebp]
    jle
           SHORT $LN3@f_signed
   push
           OFFSET $SG737 ; 'a>b', OaH, OOH
    call
           _printf
    add
           esp, 4
$LN3@f_signed:
           ecx, DWORD PTR _a$[ebp]
    mov
           ecx, DWORD PTR _b$[ebp]
    cmp
    jne
           SHORT $LN2@f_signed
           OFFSET $SG739 ; 'a==b', OaH, OOH
    push
    call
           _printf
    add
           esp, 4
$LN2@f_signed:
           edx, DWORD PTR _a$[ebp]
    mov
           edx, DWORD PTR _b$[ebp]
    cmp
    jge
           SHORT $LN40f_signed
    push
           OFFSET $SG741; 'a<b', OaH, OOH
           _printf
    call
    add
           esp, 4
$LN4@f_signed:
    pop
           ebp
    ret
           0
_f_signed ENDP
```

First instruction JLE means Jump if Less or Equal. In other words, if second operand is larger than first or equal, control flow will be passed to address or label mentioned in instruction. But if this condition will not trigger (second operand less than first), control flow will not be altered and first printf() will be called. The second check is JNE: Jump if Not Equal. Control flow will not altered if operands are equals to each other. The third check is JGE: Jump if Greater or Equal—jump if the first operand is larger than the second or if they are equals to each other. By the way, if all three conditional jumps are triggered, no printf() will be called whatsoever. But, without special intervention, it is nearly impossible.

f\_unsigned() function is likewise, with the exception the JBE and JAE instructions are used here instead of JLE and JGE, see below about it:

## GCC

GCC 4.4.1 produce almost the same code, but with puts() (1.1.2) instead of printf(). Now let's take a look to the f\_unsigned() function produced by GCC:

#### Listing 1.22: GCC

```
.globl f_unsigned
             f_unsigned, @function
    .type
f_unsigned:
    push
           ebp
    mov
           ebp, esp
    sub
           esp, 24
    mov
           eax, DWORD PTR [ebp+8]
    cmp
           eax, DWORD PTR [ebp+12]
    jbe
           DWORD PTR [esp], OFFSET FLAT:.LCO; "a>b"
    mov
    call
           puts
.L7:
           eax, DWORD PTR [ebp+8]
    mov
           eax, DWORD PTR [ebp+12]
    cmp
            .L8
    jne
```

```
mov
           DWORD PTR [esp], OFFSET FLAT:.LC1; "a==b"
   call
.L8:
   mov
           eax, DWORD PTR [ebp+8]
           eax, DWORD PTR [ebp+12]
   cmp
   jae
           .L10
           DWORD PTR [esp], OFFSET FLAT:.LC2; "a<b"
   mov
   call
           puts
.L10:
   leave
   ret
```

Almost the same, with exception of instructions: JBE — Jump if Below or Equal and JAE — Jump if Above or Equal. These instructions (JA/JAE/JBE/JBE) are distinct from JG/JGE/JL/JLE in that way, they works with unsigned numbers.

See also section about signed number representations (3.3). So, where we see usage of JG/JL instead of JA/JBE or otherwise, we can almost be sure about signed or unsigned type of variable.

Here is also main() function, where nothing new to us:

Listing 1.23: main()

```
main:
    push
            ebp
    mov
            ebp, esp
    and
           esp, -16
    sub
           esp, 16
           DWORD PTR [esp+4], 2
    mov
    mov
           DWORD PTR [esp], 1
           f_signed
    call
           DWORD PTR [esp+4], 2
    mov
           DWORD PTR [esp], 1
    mov
    call
           f_unsigned
    mov
           eax, 0
    leave
    ret
```

#### 1.8.2 ARM

## **Optimizing Keil + ARM mode**

Listing 1.24: Optimizing Keil + ARM mode

```
.text:000000B8
                                            EXPORT f_signed
.text:000000B8
                           f_signed
                                                            ; CODE XREF: main+C
.text:000000B8 70 40 2D E9
                                                     SP!, {R4-R6,LR}
                                            STMFD
.text:000000BC 01 40 A0 E1
                                            MOV
                                                     R4, R1
.text:000000C0 04 00 50 E1
                                            CMP
                                                     RO, R4
.text:000000C4 00 50 A0 E1
                                            VOM
                                                     R5, R0
                                                     RO, aAB
.text:000000C8 1A 0E 8F C2
                                                                      ; a>b\n
                                            ADRGT
.text:000000CC A1 18 00 CB
                                            BLGT
                                                     __2printf
.text:000000D0 04 00 55 E1
                                                     R5, R4
                                            CMP
                                            ADREQ
                                                                      ; a==b\n''
.text:000000D4 67 0F 8F 02
                                                     RO, aAB_0
.text:000000D8 9E 18 00 0B
                                            BLEQ
                                                     __2printf
.text:000000DC 04 00 55 E1
                                            CMP
                                                     R5, R4
.text:000000E0 70 80 BD A8
                                            LDMGEFD SP!, {R4-R6,PC}
.text:000000E4 70 40 BD E8
                                            LDMFD
                                                     SP!, {R4-R6,LR}
.text:000000E8 19 0E 8F E2
                                            ADR
                                                     RO, aAB_1
                                                                      ; a< b n
.text:000000EC 99 18 00 EA
                                            В
                                                     __2printf
.text:000000EC
                            ; End of function f_signed
```

A lot of instructions in ARM mode can be executed only when specific flags are set. E.g. this is often used while numbers comparing.

For instance, ADD instruction is ADDAL internally in fact, where AL meaning *Always*, i.e., execute always. Predicates are encoded in 4 high bits of 32-bit ARM instructions (*condition field*). B instruction of unconditional jump is in fact conditional and encoded just like any other conditional jumps, but has AL in the *condition field*, and what it means, executing always, ignoring flags.

ADRGT instructions works just like ADR but will execute only in the case when previous CMP instruction, while comparing two numbers, found one number greater than another (*Greater Than*).

The next BLGT instruction behaves exactly as BL and will be triggered only if result of comparison was the same (*Greater Than*). ADRGT writes a pointer to the string "a>b\n", into RO and BLGT calls printf(). Consequently, these instructions with -GT suffix, will be executed only in the case when value in the RO (a is there) was bigger than value in the R4 (b is there).

Then we see ADREQ and BLEQ instructions. They behave just like ADR and BL but is to be executed only in the case when operands were equal to each other while comparison. Another CMP is before them (since printf() call may tamper state of flags).

Then we see LDMGEFD, this instruction works just like LDMFD<sup>56</sup>, but will be triggered only in the case when one value was greater or equal to another while comparison (*Greater or Equal*).

The sense of "LDMGEFD SP!, {R4-R6,PC}" instruction is that is like function epilogue, but it will be triggered only if a>=b, only then function execution will be finished. But if it is not true, i.e., a< b, then control flow come to next "LDMFD SP!, {R4-R6,LR}" instruction, this is one more function epilogue, this instruction restores R4-R6 registers state, but also LR instead of PC, thus, it does not returns from function. Last two instructions calls printf() with the string «a<b\n» as sole argument. Unconditional jump to the printf() function instead of function return, is what we already examined in «printf() with several arguments» section, here (1.3.2).

f\_unsigned is likewise, but ADRHI, BLHI, and LDMCSFD instructions are used there, these predicates (*HI = Unsigned higher, CS = Carry Set (greater than or equal*)) are analogical to those examined before, but serving for unsigned values.

There is not much new in the main() function for us:

Listing 1.25: main()

.text:00000128					EXPORT	main
.text:00000128			main			
.text:00000128	10 40	2D E9			STMFD	SP!, {R4,LR}
.text:0000012C	02 10	A0 E3			VOM	R1, #2
.text:00000130	01 00	AO E3			VOM	RO, #1
.text:00000134	DF FF	FF EB			BL	f_signed
.text:00000138	02 10	A0 E3			VOM	R1, #2
.text:0000013C	01 00	A0 E3			VOM	RO, #1
.text:00000140	EA FF	FF EB			BL	f_unsigned
.text:00000144	00 00	A0 E3			VOM	RO, #0
.text:00000148	10 80	BD E8			LDMFD	SP!, {R4,PC}
.text:00000148			; End	of functi	on main	

That's how to get rid of conditional jumps in ARM mode.

Why it is so good? Since ARM is RISC-processor with pipeline for instructions executing. In short, pipelined processor is not very good on jumps at all, so that is why branch predictor units are critical here. It is very good if the program has as few jumps as possible, conditional and unconditional, so that is why, predicated instructions can help in reducing conditional jumps count.

There is no such feature in x86, if not to count CMOVcc instruction, it is the same as MOV, but triggered only when specific flags are set, usually set while value comparison by CMP.

## Optimizing Keil + thumb mode

Listing 1.26: Optimizing Keil + thumb mode

.text:00000072	f_signed		; CODE X	REF: main+6
.text:00000072 70 B	35	PUSH	{R4-R6,LR}	
.text:00000074 0C 0	00	MOVS	R4, R1	
.text:00000076 05 0	00	MOVS	R5, R0	
.text:00000078 A0 4	:2	CMP	RO, R4	
.text:0000007A 02 D	DD	BLE	loc_82	
.text:0000007C A4 A	.0	ADR	RO, aAB	; "a>b\n"
.text:0000007E 06 F	O B7 F8	BL	2printf	
.text:00000082				
.text:00000082	loc_82			; CODE XREF: f_signed+8
•				

<sup>&</sup>lt;sup>56</sup>Load Multiple Full Descending

```
.text:00000082 A5 42
                                             CMP
                                                     R5, R4
.text:00000084 02 D1
                                             BNE
                                                     loc_8C
.text:00000086 A4 A0
                                             ADR
                                                     RO, aAB_0
                                                                      ; a==b\n
.text:00000088 06 F0 B2 F8
                                             BL
                                                     __2printf
.text:0000008C
.text:0000008C
                            loc_8C
                                                                      ; CODE XREF: f_signed+12
.text:0000008C A5 42
                                             CMP
                                                     R5, R4
.text:0000008E 02 DA
                                            BGE
                                                     locret_96
.text:00000090 A3 A0
                                             ADR
                                                     RO, aAB_1
                                                                      ; a<b\n"
.text:00000092 06 F0 AD F8
                                             BI.
                                                     __2printf
.text:00000096
.text:00000096
                                                                      ; CODE XREF: f_signed+1C
                            locret_96
.text:00000096 70 BD
                                            POP
                                                     {R4-R6,PC}
.text:00000096
                            ; End of function f_signed
```

Only B instructions in thumb mode may be supplemented by *condition codes*, so the thumb code looks more ordinary. BLE is usual conditional jump *Less than or Equal*, BNE—*Not Equal*, BGE—*Greater than or Equal*.

f\_unsigned function is just likewise, but other instructions are used while dealing with unsigned values:BLS (*Unsigned lower or same*) and BCS (*Carry Set (Greater than or equal*)).

# 1.9 switch()/case/default

#### 1.9.1 Few number of cases

```
void f (int a)
{
    switch (a)
    {
    case 0: printf ("zero\n"); break;
    case 1: printf ("one\n"); break;
    case 2: printf ("two\n"); break;
    default: printf ("something unknown\n"); break;
};
};
```

## x86

Result (MSVC 2010):

Listing 1.27: MSVC 2010

```
tv64 = -4
                                   ; size = 4
_a$ = 8
                                     ; size = 4
      PROC
_f
    push
           ebp
    mov
           ebp, esp
    push
           eax, DWORD PTR _a$[ebp]
    mov
   mov
           DWORD PTR tv64[ebp], eax
           DWORD PTR tv64[ebp], 0
    cmp
           SHORT $LN4@f
    jе
    cmp
           DWORD PTR tv64[ebp], 1
           SHORT $LN3@f
    jе
           DWORD PTR tv64[ebp], 2
    cmp
           SHORT $LN2@f
    jе
           SHORT $LN1@f
    jmp
$LN4@f:
           OFFSET $SG739 ; 'zero', OaH, OOH
   push
    call
           _printf
    add
           esp, 4
```

```
SHORT $LN7@f
    jmp
$LN3@f:
    push
           OFFSET $SG741; 'one', OaH, OOH
           _printf
    call
    add
           esp, 4
           SHORT $LN7@f
    jmp
$LN2@f:
           OFFSET $SG743; 'two', OaH, OOH
    push
    call
           _printf
    add
           esp, 4
           SHORT $LN7@f
    jmp
$LN1@f:
    push
           OFFSET $SG745; 'something unknown', OaH, OOH
    call
           _printf
    add
           esp, 4
$LN7@f:
    mov
           esp, ebp
    pop
           ebp
           0
    ret
_f
      ENDP
```

Out function with a few cases in switch(), in fact, is analogous to this construction:

```
void f (int a)
{
    if (a==0)
        printf ("zero\n");
    else if (a==1)
        printf ("one\n");
    else if (a==2)
        printf ("two\n");
    else
        printf ("something unknown\n");
};
```

When few cases in switch(), and we see such code, it is impossible to say with certainty, was it switch() in source code, or just pack of if(). This means, switch() is syntactic sugar for large number of nested checks constructed using if().

Nothing especially new to us in generated code, with the exception the compiler moving input variable a to temporary local variable tv64.

If to compile the same in GCC 4.4.1, we'll get almost the same, even with maximal optimization turned on (-03 option). Now let's turn on optimization in MSVC (/0x): cl 1.c /Fa1.asm /0x

#### Listing 1.28: MSVC

```
; size = 4
a = 8
_f
     PROC
           eax, DWORD PTR _a$[esp-4]
    mov
           eax, 0
    sub
    jе
           SHORT $LN4@f
    sub
           eax, 1
           SHORT $LN3@f
    jе
    sub
           eax, 1
    jе
           SHORT $LN2@f
           DWORD PTR _a$[esp-4], OFFSET $SG791; 'something unknown', OaH, OOH
    mov
           _printf
    jmp
$LN2@f:
           DWORD PTR _a$[esp-4], OFFSET $SG789; 'two', OaH, OOH
    mov
    jmp
$LN3@f:
           DWORD PTR _a$[esp-4], OFFSET $SG787; 'one', OaH, OOH
    mov
           _printf
    jmp
$LN4@f:
           DWORD PTR _a$[esp-4], OFFSET $SG785; 'zero', OaH, OOH
    mov
```

```
jmp _printf
_f ENDP
```

Here we can see even dirty hacks.

First: the value of the a variable is placed into EAX and 0 subtracted from it. Sounds absurdly, but it may needs to check if 0 was in the EAX register before? If yes, flag ZF will be set (this also means that subtracting from 0 is 0) and first conditional jump JE (*Jump if Equal* or synonym JZ —*Jump if Zero*) will be triggered and control flow passed to the \$LN4@f label, where 'zero' message is begin printed. If first jump was not triggered, 1 subtracted from the input value and if at some stage 0 will be resulted, corresponding jump will be triggered.

And if no jump triggered at all, control flow passed to the printf() with argument 'something unknown'.

Second: we see unusual thing for us: string pointer is placed into the a variable, and then printf() is called not via CALL, but via JMP. This could be explained simply. Caller pushing to stack a value and calling our function via CALL itself pushing returning address to stack and do unconditional jump to our function address. Our function at any point of execution (since it do not contain any instruction moving stack pointer) has the following stack layout:

- ESP—pointing to RA
- ESP+4—pointing to the a variable

On the other side, when we need to call printf() here, we need exactly the same stack layout, except of first printf() argument pointing to string. And that is what our code does.

It replaces function's first argument to different and jumping to the printf(), as if not our function f() was called firstly, but immediately printf(). printf() printing a string to stdout and then execute RET instruction, which POPping RA from stack and control flow is returned not to f() but to the f()'s callee, escaping f().

All this is possible since printf() is called right at the end of the f() function in any case. In some way, it is all similar to the  $longjmp()^{57}$  function. And of course, it is all done for the sake of speed.

Similar case with ARM compiler described in "printf() with several arguments", section, here (1.3.2).

## **ARM: Optimizing Keil + ARM mode**

```
.text:0000014C
                                               RO, #0
.text:0000014C 00 00 50 E3
                                      CMP
                                               RO, aZero
.text:00000150 13 0E 8F 02
                                      ADREQ
                                                                 "zero\n"
.text:00000154 05 00 00 0A
                                      BEQ
                                               loc_170
.text:00000158 01 00 50 E3
                                      CMP
                                               RO, #1
.text:0000015C 4B 0F 8F 02
                                      ADREQ
                                               RO, aOne
                                                                 "one\n"
                                               loc_170
.text:00000160 02 00 00 0A
                                      BEQ
.text:00000164 02 00 50 E3
                                      CMP
                                               RO, #2
.text:00000168 4A 0F 8F 12
                                      ADRNE
                                               RO, aSomethingUnkno; "something unknown\n"
                                               RO, aTwo
.text:0000016C 4E 0F 8F 02
                                      ADREQ
                                                                ; "two\n"
.text:00000170
                                                                ; CODE XREF: f1+8
.text:00000170
                           loc_170
.text:00000170
                                                                ; f1+14
.text:00000170 78 18 00 EA
                                      В
                                               __2printf
```

Again, by investigating this code, we cannot say, was it switch() in the original source code, or pack of if() statements.

Anyway, we see here predicated instructions again (like ADREQ (Equal)) which will be triggered only in R0=0 case, and the, address of the «zero n» string will be loaded into the R0. The next instruction BEQ will redirect control flow to  $loc_170$ , if R0=0. By the way, astute reader may ask, will BEQ triggered right since ADREQ before it is already filled the R0 register with another value. Yes, it will since BEQ checking flags set by CMP instruction, and ADREQ not modifying flags at all.

By the way, there is -S suffix for some instructions in ARM, indicating the instruction will set the flags according to the result, and without it —the flags will not be touched. For example ADD unlike ADDS will add two numbers, but flags will not be touched. Such instructions are convenient to use between CMP where flags are set and, e.g. conditional jumps, where flags are used.

Other instructions are already familiar to us. There is only one call to printf(), at the end, and we already examined this trick here (1.3.2). There are three paths to printf() at the end.

Also pay attention to what is going on if a=2 and if a is not in range of constants it is comparing against. "CMP RO, #2" instruction is needed here to know, if a=2 or not. If it is not true, then ADRNE will load pointer to the string "something unknown n" into RO since a was already checked before to be equal to 0 or 1, so we can be assured the a variable is not equal to these numbers at this point. And if R0=2, a pointer to string "two n" will be loaded by ADREQ into RO.

<sup>57</sup>http://en.wikipedia.org/wiki/Setjmp.h

## ARM: Optimizing Keil + thumb mode

```
.text:000000D4
                          f1
.text:000000D4 10 B5
                                        PUSH
                                               \{R4,LR\}
.text:000000D6 00 28
                                        CMP
                                               RO, #0
.text:000000D8 05 D0
                                        BEQ
                                               zero_case
.text:00000DA 01 28
                                               RO, #1
.text:000000DC 05 D0
                                        BEQ
                                               one_case
.text:000000DE 02 28
                                        CMP
                                               RO, #2
.text:000000E0 05 D0
                                        BEQ
                                               two_case
.text:000000E2 91 A0
                                        ADR
                                               RO, aSomethingUnkno ; "something unknown\n"
.text:000000E4 04 E0
                                               default_case
.text:000000E6
.text:000000E6
                                                               ; CODE XREF: f1+4
                          zero_case
                                        ADR RO, aZero ; "zero\n"
.text:000000E6 95 A0
.text:000000E8 02 E0
                                        В
                                               default_case
.text:00000EA
   -----
.text:000000EA
                          one_case
                                                              ; CODE XREF: f1+8
                                       ADR RO, aOne
.text:000000EA 96 A0
                                                             ; "one\n"
.text:000000EC 00 E0
                                              default_case
.text:000000EE
.text:000000EE
                                                              ; CODE XREF: f1+C
                          two_case
                                                             ; "two\n"
.text:000000EE 97 A0
                                       ADR
                                               RO, aTwo
                                                              ; CODE XREF: f1+10
.text:000000F0
                          default_case
.text:000000F0
                                                               ; f1+14
.text:000000F0 06 F0 7E F8
                                        BL
                                                __2printf
.text:000000F4 10 BD
                                        POP
                                               \{R4,PC\}
.text:000000F4
                          ; End of function f1
```

As I already mentioned, there is no feature of *connecting* predicates to majority of instructions in thumb mode, so the thumb-code here is somewhat like the easily understandable x86 CISC-code

## 1.9.2 A lot of cases

If switch() statement contain a lot of case's, it is not very convenient for compiler to emit too large code with a lot JE/JNE instructions.

```
void f (int a)
{
    switch (a)
    {
    case 0: printf ("zero\n"); break;
    case 1: printf ("one\n"); break;
    case 2: printf ("two\n"); break;
    case 3: printf ("three\n"); break;
    case 4: printf ("four\n"); break;
    default: printf ("something unknown\n"); break;
    };
};
```

#### x86

We got (MSVC 2010):

Listing 1.29: MSVC 2010

```
tv64 = -4 ; size = 4 ; size = 4 

_f PROC
```

```
push
           ebp
    mov
           ebp, esp
    push
           ecx
           eax, DWORD PTR _a$[ebp]
    mov
           DWORD PTR tv64[ebp], eax
    mov
           DWORD PTR tv64[ebp], 4
    cmp
           SHORT $LN1@f
    ja
           ecx, DWORD PTR tv64[ebp]
    mov
           DWORD PTR $LN11@f[ecx*4]
    jmp
$LN6@f:
    push
           OFFSET $SG739 ; 'zero', OaH, OOH
    call
           _printf
    add
           esp, 4
           SHORT $LN9@f
    jmp
$LN5@f:
    push
           OFFSET $SG741; 'one', OaH, OOH
           _printf
    call
    add
           esp, 4
           SHORT $LN9@f
    jmp
$LN4@f:
    push
           OFFSET $SG743; 'two', OaH, OOH
           _printf
    call
    add
           esp, 4
           SHORT $LN9@f
    jmp
$LN3@f:
           OFFSET $SG745; 'three', OaH, OOH
    push
    call
           _printf
    add
           esp, 4
    jmp
           SHORT $LN9@f
$LN2@f:
           OFFSET $SG747; 'four', OaH, OOH
    push
    call
           _printf
    add
           esp, 4
           SHORT $LN9@f
    jmp
$LN1@f:
           OFFSET $SG749; 'something unknown', OaH, OOH
    push
           _printf
    call
    add
           esp, 4
$LN9@f:
    mov
           esp, ebp
           ebp
    pop
           0
    ret
            2
    npad
$LN11@f:
    DD
          $LN6@f ; 0
    DD
          $LN5@f ; 1
          $LN4@f ; 2
    DD
    DD
          $LN3@f ; 3
    DD
          $LN2@f ; 4
_f
      ENDP
```

OK, what we see here is: there is a set of the printf() calls with various arguments. All they has not only addresses in process memory, but also internal symbolic labels assigned by compiler. Besides, all these labels are also places into \$LN110f internal table.

At the function beginning, if a is greater than 4, control flow is passed to label \$LN1@f, where printf() with argument 'something unknown' is called.

And if a value is less or equals to 4, let's multiply it by 4 and add \$LN10f table address. That is how address inside of table is constructed, pointing exactly to the element we need. For example, let's say a is equal to 2. 2\*4=8 (all table elements are addresses within 32-bit process that is why all elements contain 4 bytes). Address of the \$LN110f table + 8 —it will be table element where \$LN40f label is stored. JMP fetches \$LN40f address from the table and jump to it.

This table called sometimes jumptable.

Then corresponding printf() is called with argument 'two'. Literally, jmp DWORD PTR \$LN11@f[ecx\*4] instruction means jump to DWORD, which is stored at address \$LN11@f + ecx \* 4.

npad (3.2) is assembly language macro, aligning next label so that it will be stored at address aligned on a 4 byte (or 16 byte) border. This is very suitable for processor since it is able to fetch 32-bit values from memory through memory bus, cache memory, etc, in much effective way if it is aligned.

Let's see what GCC 4.4.1 generates:

#### Listing 1.30: GCC 4.4.1

```
public f
f
                                          ; CODE XREF: main+10
                proc near
var_18
                = dword ptr -18h
arg_0
                = dword ptr 8
                push
                         ebp
                mov
                         ebp, esp
                sub
                         esp, 18h
                                          ; char *
                         [ebp+arg_0], 4
                cmp
                         short loc_8048444
                ja
                         eax, [ebp+arg_0]
                mov
                         eax, 2
                shl
                mov
                         eax, ds:off_804855C[eax]
                jmp
loc_80483FE:
                                          ; DATA XREF: .rodata:off_804855C
                         [esp+18h+var_18], offset aZero; "zero"
                mov
                call
                         _puts
                jmp
                         short locret_8048450
loc_804840C:
                                          ; DATA XREF: .rodata:08048560
                mov
                         [esp+18h+var_18], offset aOne; "one"
                         _puts
                call
                         short locret_8048450
                jmp
loc_804841A:
                                          ; DATA XREF: .rodata:08048564
                mov
                         [esp+18h+var_18], offset aTwo; "two"
                call
                         _puts
                jmp
                         short locret_8048450
loc_8048428:
                                          ; DATA XREF: .rodata:08048568
                         [esp+18h+var_18], offset aThree; "three"
                mov
                call
                         _puts
                jmp
                         short locret_8048450
loc_8048436:
                                          ; DATA XREF: .rodata:0804856C
                mov
                         [esp+18h+var_18], offset aFour; "four"
                call
                         _puts
                         short locret_8048450
                jmp
loc_8048444:
                                          ; CODE XREF: f+A
                         [esp+18h+var_18], offset aSomethingUnkno; "something unknown"
                mov
                call
                         _puts
locret_8048450:
                                          ; CODE XREF: f+26
                                          ; f+34...
                leave
                retn
f
                endp
off_804855C
                dd offset loc_80483FE
                                         ; DATA XREF: f+12
                dd offset loc_804840C
```

```
dd offset loc_804841A
dd offset loc_8048428
dd offset loc_8048436
```

It is almost the same, except little nuance: argument  $arg_0$  is multiplied by 4 with by shifting it to left by 2 bits (it is almost the same as multiplication by 4) (1.15.3). Then label address is taken from off\_804855C array, address calculated and stored into EAX, then "JMP\_EAX" do actual jump.

# ARM: Optimizing Keil + ARM mode

00000174					f2			
00000174	05	00	50	F.3		CMP	RO, #5	: switch 5 cases
							PC, PC, RO,LSL#2	
								; jumptable 00000178 default case
00000170	OL	00	00	ц				
00000180					,			
00000180					Jan 190			. CODE VDEE. £9.4
						D		; CODE XREF: f2+4
	03	00	00	ĽΑ				; jumptable 00000178 case 0
00000184					;			
00000184								4000 WDDD 40 4
00000184					loc_184	_		; CODE XREF: f2+4
	04	00	00	ĿΑ				; jumptable 00000178 case 1
00000188					;			
00000188								
00000188					loc_188			; CODE XREF: f2+4
	05	00	00	ΕA				; jumptable 00000178 case 2
0000018C					;			
0000018C								
0000018C					loc_18C			; CODE XREF: f2+4
0000018C	06	00	00	ΕA		В	three_case	; jumptable 00000178 case 3
00000190					;			
00000190								
00000190					loc_190			; CODE XREF: f2+4
00000190	07	00	00	ΕA				; jumptable 00000178 case 4
00000194					;			
00000194								
00000194					zero_case			; CODE XREF: f2+4
00000194								; f2:loc_180
00000194	EC	00	8F	E2		ADR	RO, aZero	; jumptable 00000178 case 0
00000198	06	00	00	ΕA		В	loc_1B8	
0000019C					;			
0000019C								
0000019C					one_case			; CODE XREF: f2+4
0000019C								; f2:loc_184
0000019C	EC	00	8F	E2		ADR		; jumptable 00000178 case 1
000001A0							loc_1B8	-
000001A4					;			
000001A4					•			
000001A4					two_case			; CODE XREF: f2+4
000001A1					,			; f2:loc_188
	01	OC.	8F	F.2		ADR.	RO. aTwo	; jumptable 00000178 case 2
000001A4								, Jamp 34010 3000110 0400 2
000001AC	VZ.			LA	;			
000001AC					,			
000001AC					three_case			; CODE XREF: f2+4
000001AC					onicc_case			; f2:loc_18C
	01	٥٥	QF	E.O		<b>VDB</b>	RO aThron	; jumptable 00000178 case 3
000001AC								, jumptable 00000110 case 3
000001B0	00	00	00	ĽА				
000001B4					,			
000001B4					four_case			; CODE XREF: f2+4
00000104					TOUT_Case			, OUDLI AILLI. IZ'T

```
000001B4
                                                              ; f2:loc_190
000001B4 01 0C 8F E2
                                    ADR
                                                              ; jumptable 00000178 case 4
                                            RO, aFour
000001B8
000001B8
                                                              ; CODE XREF: f2+24
                     loc_1B8
000001B8
                                                              ; f2+2C
000001B8 66 18 00 EA
                                              _2printf
000001BC
000001BC
000001BC
                      default_case
                                                             ; CODE XREF: f2+4
000001BC
                                                             ; f2+8
000001BC D4 00 8F E2
                                            RO, aSomethingUnkno; jumptable 00000178 default case
                                    ADR.
000001C0 FC FF FF EA
                                    В
                                            loc_1B8
000001C0
                      ; End of function f2
```

This code makes use of the ARM feature in which all instructions in the ARM mode has size of 4 bytes.

Let's keep in mind the maximum value for a is 4 and any greater value must cause «something unknown\n» string printing. The very first "CMP RO, #5" instruction compares a input value with 5.

The next "ADDCC PC, PC, RO,LSL#2" <sup>58</sup> instruction will execute only if R0 < 5 (CC=Carry clear / Less than). Consequently, if ADDCC will not trigger (it is a  $R0 \ge 5$  case), a jump to default\_caselabel will be occurred.

But if R0 < 5 and ADDCC will trigger, following events will happen:

Value in the R0 is multiplied by 4. In fact, LSL#2 at the instruction's ending means "shift left by 2 bits". But as we will see later (1.15.3) in "Shifts" section, shift left by 2 bits is just equivalently to multiplying by 4.

Then, R0\*4 value we got, is added to current value in the PC, thus jumping to one of B (*Branch*) instructions located below.

At the moment of ADDCC execution, value in the PC is 8 bytes ahead (0x180) than address at which ADDCC instruction is located (0x178), or, in other words, 2 instructions ahead.

This is how ARM processor pipeline works: when ADDCC instruction is executed, the processor at the moment is beginning to process instruction after the next one, so that is why PC pointing there.

If a=0, then nothing will be added to the value in the PC, and actual value in the PC is to be written into the PC (which is 8 bytes ahead) and jump to the label *loc 180* will happen, this is 8 bytes ahead of the point where ADDCC instruction is.

In case of a=1, then PC+8+a\*4=PC+8+1\*4=PC+16=0x184 will be written to the PC, this is the address of the *loc\_184* label.

With every 1 added to a, resulting PC increasing by 4. 4 is also instruction length in ARM mode and also, length of each B instruction length, there are 5 of them in row.

Each of these five B instructions passing control further, where something is going on, what was programmed in *switch()*. Pointer loading to corresponding string occurring there, etc.

## ARM: Optimizing Keil + thumb mode

000000F6	EXPORT f2
000000F6 f2	
000000F6 10 B5	PUSH {R4,LR}
000000F8 03 00	MOVS R3, RO
000000FA 06 F0 69 F8	BLARM_common_switch8_thumb ; switch 6 cases
00000FA ;	
000000FE 05	DCB 5
000000FF 04 06 08 0A 0C 10	DCB 4, 6, 8, 0xA, 0xC, 0x10; jump table for switch
statement	202 1, 0, 0, onn, one, onto , jump outle for through
00000105 00	ALIGN 2
00000106	
00000106 zero_case	; CODE XREF: f2+4
00000106 8D AO	ADR RO, aZero ; jumptable 000000FA case 0
00000108 06 E0	B loc_118
0000010A ;	
0000010A	
0000010A one_case	; CODE XREF: f2+4
0000010A 8E AO	ADR RO, aOne ; jumptable 000000FA case 1

<sup>&</sup>lt;sup>58</sup>ADD—addition

```
0000010C 04 E0
                                            loc_118
0000010E
0000010E
0000010E
                                                           ; CODE XREF: f2+4
                        two_case
                                     ADR RO, aTwo
B loc_118
                                                        ; jumptable 000000FA case 2
0000010E 8F A0
                                     В
00000110 02 E0
                                            loc_118
00000112
                                      ______
00000112
00000112
                                                           ; CODE XREF: f2+4
                        three_case
                                     ADR
B
00000112 90 A0
                                             RO, aThree
                                                           ; jumptable 000000FA case 3
00000114 00 E0
                                     В
                                             loc_118
00000116
   -----
00000116
00000116
                                                           ; CODE XREF: f2+4
                        four_case
00000116 91 A0
                                     ADR RO, aFour
                                                           ; jumptable 000000FA case 4
00000118
00000118
                                                           ; CODE XREF: f2+12
                        loc_118
00000118
                                                           ; f2+16
                                             __2printf
00000118 06 F0 6A F8
                                     BL
0000011C 10 BD
                                     POP
                                             {R4,PC}
0000011E
0000011E
                                                           ; CODE XREF: f2+4
0000011E
                        default_case
                                     ADR RO, aSomethingUnkno; jumptable 000000FA default
0000011E 82 A0
   case
00000120 FA E7
                                     В
                                           loc_118
000061D0
                                     EXPORT __ARM_common_switch8_thumb
                         __ARM_common_switch8_thumb
000061D0
                                                   ; CODE XREF: example6_f2+4
000061D0 78 47
                                     ВX
000061D0
000061D2 00 00
                                     AT.TGN 4
000061D2
                        ; End of function __ARM_common_switch8_thumb
000061D2
000061D4
                                     CODE32
000061D4
000061D4
                        ; ======= S U B R O U T I N E
000061D4
000061D4
000061D4
                         __32__ARM_common_switch8_thumb ; CODE XREF:
   __ARM_common_switch8_thumb
                                     LDRB R12, [LR,#-1]
000061D4 01 C0 5E E5
000061D8 0C 00 53 E1
                                     CMP R3, R12
000061DC 0C 30 DE 27
                                     LDRCSB R3, [LR,R12]
000061E0 03 30 DE 37
                                     LDRCCB R3, [LR,R3]
000061E4 83 C0 8E E0
                                     ADD
                                             R12, LR, R3,LSL#1
000061E8 1C FF 2F E1
                                     BX
                                             R12
000061E8
                        ; End of function __32__ARM_common_switch8_thumb
```

One cannot be sure all instructions in thumb and thumb-2 modes will have same size. It is even can be said that in these modes instructions has variable length, just like in x86.

So there is a special table added, containing information about how much cases are there, not including default-case, and offset, for each, each encoding a label, to which control must be passed in corresponding case.

A special function here present in order to deal with the table and pass control, named

\_\_ARM\_common\_switch8\_thumb. It is beginning with "BX PC" instruction, which function is to switch processor to ARM-mode. Then you may see the function for table processing. It is too complex for describing it here now, so I will omit elaborations.

But it is interesting to note the function uses LR register as a pointer to the table. Indeed, after this function calling, LR will contain address after

"BL \_\_ARM\_common\_switch8\_thumb" instruction, and the table is beginning right there.

It is also worth noting the code is generated as a separate function in order to reuse it, in similar places, in similar cases, for *switch()* processing, so compiler will not generate same code at each point.

IDA successfully perceived it as a service function and table, automatically, and added commentaries to labels like jumptable 000000FA case 0.

## 1.10 Loops

#### 1.10.1 x86

There is a special LOOP instruction in x86 instruction set, it is checking value in the ECX register and if it is not 0, do ECX decrement and pass control flow to the label mentioned in the LOOP operand. Probably, this instruction is not very convenient, so, I did not ever see any modern compiler emit it automatically. So, if you see the instruction somewhere in code, it is most likely this is manually written piece of assembly code.

By the way, as home exercise, you could try to explain, why this instruction is not very convenient.

In C/C++ loops are constructed using for (), while (), do/while () statements.

Let's start with for().

This statement defines loop initialization (set loop counter to initial value), loop condition (is counter is bigger than a limit?), what is done at each iteration (increment/decrement) and of course loop body.

```
for (initialization; condition; at each iteration)
{
   loop_body;
}
```

So, generated code will be consisted of four parts too.

Let's start with simple example:

```
int main()
{
    int i;
    for (i=2; i<10; i++)
         f(i);
    return 0;
};</pre>
```

Result (MSVC 2010):

Listing 1.31: MSVC 2010

```
_{i} = -4
         PROC
_main
   push
           ebp
    mov
           ebp, esp
    push
           DWORD PTR _i$[ebp], 2
    mov
                                    ; loop initialization
           SHORT $LN3@main
    jmp
$LN2@main:
           eax, DWORD PTR _i$[ebp] ; here is what we do after each iteration:
    mov
    add
                                    ; add 1 to i value
           DWORD PTR _i$[ebp], eax
    mov
$LN3@main:
           DWORD PTR _i$[ebp], 10 ; this condition is checked *before* each iteration
    cmp
    jge
           SHORT $LN1@main
                                    ; if i is biggest or equals to 10, let's finish loop
    mov
           ecx, DWORD PTR _i$[ebp] ; loop body: call f(i)
```

```
push
            ecx
    call
             _f
    add
             esp, 4
            SHORT $LN2@main
                                         ; jump to loop begin
    jmp
$LN1@main:
                                         ; loop end
    xor
            eax, eax
    mov
             esp, ebp
    pop
            ebp
            0
    ret
          ENDP
_{\mathtt{main}}
```

Nothing very special, as we see.

GCC 4.4.1 emits almost the same code, with one subtle difference:

## Listing 1.32: GCC 4.4.1

```
main
                proc near
                                          ; DATA XREF: _start+17
var_20
                = dword ptr -20h
var_4
                = dword ptr -4
                push
                         ebp
                mov
                         ebp, esp
                         esp, OFFFFFFOh
                and
                sub
                         esp, 20h
                         [esp+20h+var_4], 2 ; i initializing
                mov
                jmp
                         short loc_8048476
loc_8048465:
                         eax, [esp+20h+var_4]
                mov
                mov
                         [esp+20h+var_20], eax
                call
                add
                         [esp+20h+var_4], 1 ; i increment
loc_8048476:
                cmp
                         [esp+20h+var_4], 9
                jle
                         short loc_8048465
                                              ; if i<=9, continue loop
                         eax, 0
                mov
                leave
                retn
main
                endp
```

Now let's see what we will get if optimization is turned on (/0x):

Listing 1.33: Optimizing MSVC

```
_{\mathtt{main}}
          PROC
    push
            esi
            esi, 2
    mov
$LL3@main:
    push
            esi
            _f
    call
    inc
            esi
    add
            esp, 4
    cmp
            esi, 10
                           ; 0000000aH
            SHORT $LL3@main
    jl
    xor
            eax, eax
    pop
            esi
            0
    ret
          ENDP
_main
```

What is going on here is: space for the *i* variable is not allocated in local stack anymore, but even individual register: the ESI. This is possible in such small functions where not so many local variables are present.

One very important property is the f() function must not change the value in the ESI. Our compiler is sure here. And if compiler decided to use the ESI register in f() too, its value would be saved then at the f() function's prologue and restored at the f() function's epilogue. Almost like in our listing: please note PUSH ESI/POP ESI at the function begin and end. Let's try GCC 4.4.1 with maximal optimization turned on (-03 option):

Listing 1.34: Optimizing GCC 4.4.1

```
main
                                           ; DATA XREF: _start+17
                 proc near
var_10
                 = dword ptr -10h
                 push
                         ebp
                 mov
                         ebp, esp
                 and
                         esp, OFFFFFFOh
                         esp, 10h
                 sub
                 mov
                         [esp+10h+var_10], 2
                 call
                 mov
                         [esp+10h+var_10], 3
                 call
                         [esp+10h+var_10], 4
                 mov
                 call
                         [esp+10h+var_10], 5
                 mov
                 call
                 mov
                          [esp+10h+var_10], 6
                 call
                         [esp+10h+var_10], 7
                 mov
                 call
                 mov
                         [esp+10h+var_10], 8
                 call
                         [esp+10h+var_10], 9
                 mov
                 call
                         eax, eax
                 xor
                 leave
                 retn
main
                 endp
```

Huh, GCC just unwind our loop.

Loop unwinding has advantage in these cases when there is not so much iterations and we could economy some execution speed by removing all loop supporting instructions. On the other side, resulting code is obviously larger.

OK, let's increase maximal value of the i variable to 100 and try again. GCC resulting:

Listing 1.35: GCC

```
public main
main
                proc near
var_20
                = dword ptr -20h
                push
                         ebp
                mov
                         ebp, esp
                         esp, OFFFFFFOh
                and
                push
                         ebx
                         ebx, 2
                                   ; i=2
                mov
                         esp, 1Ch
                sub
                nop ; aligning label loc_80484D0 (loop body begin) by 16-byte border
loc_80484D0:
                mov
                         [esp+20h+var_20], ebx; pass i as first argument to f()
                add
                         ebx, 1
                                   ; i++
                call
                         ebx, 64h ; i==100?
                cmp
                         short loc_80484D0 ; if not, continue
                jnz
                add
                         esp, 1Ch
```

```
xor eax, eax; return 0
pop ebx
mov esp, ebp
pop ebp
retn
main endp
```

It is quite similar to what MSVC 2010 with optimization (/0x) produce. With the exception the EBX register will be fixed to the i variable. GCC is sure this register will not be modified inside of the f() function, and if it will, it will be saved at the function prologue and restored at epilogue, just like here in the main() function.

#### 1.10.2 ARM

# Non-optimizing Keil + ARM mode

```
main
                         SP!, {R4,LR}
                 STMFD
                 VOM
                         R4, #2
                 В
                         loc_368
loc_35C
                                          ; CODE XREF: main+1C
                         RO, R4
                 MOV
                 BL
                 ADD
                         R4, R4, #1
loc_368
                                          ; CODE XREF: main+8
                 CMP
                         R4, #0xA
                 BLT
                         loc_35C
                 MOV
                         RO, #0
                         SP!, {R4,PC}
                 LDMFD
```

Iteration counter i is to be stored in the R4 register.

## **Optimizing Keil + thumb mode**

```
_{\mathtt{main}}
                  PUSH
                           \{R4,LR\}
                  MOVS
                           R4, #2
loc_132
                                              ; CODE XREF: _main+E
                  MOVS
                           RO, R4
                  BL
                           example7_f
                  ADDS
                           R4, R4, #1
                  CMP
                           R4, #0xA
                  BLT
                           loc_132
                           RO, #0
                  MOVS
                           {R4,PC}
                  POP
```

Practically, the same.

## Optimizing Xcode (LLVM) + thumb-2 mode

<sup>&</sup>quot;MOV R4, #2" instruction just initializing i.

<sup>&#</sup>x27;MOV RO, R4' and 'BL f' instructions are compose loop body, the first instruction preparing argument for f() function and the second is calling it.

<sup>&</sup>quot;ADD R4, R4, #1" instruction is just adding 1 to the *i* variable during each iteration.

<sup>&</sup>quot;CMP R4, #0xA" comparing i with 0xA (10). Next instruction BLT (Branch Less Than) will jump if i is less than 10. Otherwise, 0 will be written into R0 (since our function returns 0) and function execution ended.

```
_{\mathtt{main}}
       PUSH
                         \{R4,R7,LR\}
       MVOM
                         R4, #0x1124; "%d\n"
                         R1, #2
       MOVS
                         R4, #0
       MOVT.W
                         R7, SP, #4
       ADD
       ADD
                         R4, PC
                         RO, R4
       MOV
                         _printf
       BLX
                         RO, R4
       VOM
                         R1, #3
       MOVS
       BLX
                         _printf
                         RO, R4
       VOM
                         R1, #4
       MOVS
                         _printf
       BI.X
                         RO, R4
       MOV
       MOVS
                         R1, #5
       BLX
                         _printf
                         RO, R4
       MUA
       MOVS
                         R1, #6
       BLX
                         _printf
       VOM
                         RO, R4
       MOVS
                         R1, #7
       BLX
                         _printf
       MOV
                         RO, R4
       MOVS
                         R1, #8
       BLX
                         _printf
       VOM
                         RO, R4
                         R1, #9
       MOVS
                         _printf
       BLX
                         RO, #0
       MOVS
       POP
                         \{R4,R7,PC\}
```

In fact, this was in my f () function:

```
void f(int i)
{
    // do something here
    printf ("%d\n", i);
};
```

So, LLVM not just *unrolled* the loop, but also represented my very simple function f() as *inlined*, and inserted its body 8 times instead of loop. This is possible when function is so primitive (like mine) and when it is called not many times (like here).

## 1.10.3 One more thing

On the code generated we can see: after *i*initialization, loop body will not be executed, but *i* condition checked first, and only after loop body is to be executed. And that is correct. Because, if loop condition is not met at the beginning, loop body must not be executed. For example, this is possible in the following case:

```
for (i; i<total_entries_to_process; i++)
  loop_body;</pre>
```

If  $total\_entries\_to\_process$  equals to 0, loop body must not be executed whatsoever. So that is why condition checked before loop body execution.

However, optimizing compiler may swap condition check and loop body, if it sure that the situation described here is not possible (like in case of our very simple example and Keil, Xcode (LLVM), MSVC in optimization mode).

# 1.11 strlen()

Now let's talk about loops one more time. Often, strlen() function<sup>59</sup> is implemented using while() statement. Here is how it is done in MSVC standard libraries:

```
int strlen (const char * str)
{
          const char *eos = str;
          while( *eos++ );
          return( eos - str - 1 );
}
```

#### 1.11.1 x86

Let's compile:

```
eos\$ = -4
                                  ; size = 4
_{str} = 8
                                  ; size = 4
_strlen PROC
   push
            ebp
    mov
            ebp, esp
   push
            ecx
            eax, DWORD PTR _str$[ebp] ; place pointer to string from str
    mov
            DWORD PTR _eos$[ebp], eax ; place it to local varuable eos
    mov
$LN2@strlen_:
            ecx, DWORD PTR _eos$[ebp] ; ECX=eos
    mov
    ; take 8-bit byte from address in ECX and place it as 32-bit value to EDX with sign extension
    movsx
            edx, BYTE PTR [ecx]
    mov
            eax, DWORD PTR _eos$[ebp]
                                        ; EAX=eos
    add
            eax, 1
                                        ; increment EAX
            DWORD PTR _eos$[ebp], eax ; place EAX back to eos
    mov
                                        ; EDX is zero?
    test
    jе
            SHORT $LN1@strlen_
                                        ; yes, then finish loop
            SHORT $LN2@strlen_
                                        ; continue loop
    jmp
$LN1@strlen_:
    ; here we calculate the difference between two pointers
           eax, DWORD PTR _eos$[ebp]
    mov
           eax, DWORD PTR _str$[ebp]
    sub
    sub
           eax, 1
                                        ; subtract 1 and return result
           esp, ebp
    mov
           ebp
    pop
           0
    ret
_strlen_ ENDP
```

Two new instructions here: MOVSX (1.11.1) and TEST.

About first: MOVSX (1.11.1) is intended to take byte from a point in memory and store value in a 32-bit register. MOVSX (1.11.1) meaning MOV with Sign-Extent. Rest bits starting at 8th till 31th MOVSX (1.11.1) will set to 1 if source byte in memory has minus sign or to 0 if plus.

And here is why all this.

C/C++ standard defines *char* type as signed. If we have two values, one is *char* and another is *int*, (*int* is signed too), and if first value contain -2 (it is coded as 0xFE) and we just copying this byte into *int* container, there will be 0x000000FE, and this, from the point of signed *int* view is 254, but not -2. In signed int, -2 is coded as 0xFFFFFFFE. So if we need to transfer 0xFE value from variable of *char* type to *int*, we need to identify its sign and extend it. That is what MOVSX (1.11.1) does.

See also in section "Signed number representations" (3.3).

 $<sup>^{59} \</sup>mbox{counting characters}$  in string in C language

I'm not sure if the compiler needs to store *char* variable in the EDX, it could take 8-bit register part (let's say DL). Apparently, compiler's register allocator works like that.

Then we see TEST EDX, EDX. About TEST instruction, read more in section about bit fields (1.15). But here, this instruction just checking value in the EDX, if it is equals to 0.

Let's try GCC 4.4.1:

```
public strlen
strlen
                 proc near
eos
                 = dword ptr -4
                 = dword ptr 8
arg_0
                 push
                          ebp
                          ebp, esp
                 mov
                          esp, 10h
                 sub
                 mov
                          eax, [ebp+arg_0]
                          [ebp+eos], eax
                 mov
loc_80483F0:
                 mov
                          eax, [ebp+eos]
                          eax, byte ptr [eax]
                 movzx
                          al, al
                 t.est.
                 setnz
                          al
                          [ebp+eos], 1
                 add
                 test
                          al, al
                          short loc_80483F0
                 jnz
                 mov
                          edx, [ebp+eos]
                          eax, [ebp+arg_0]
                 mov
                          ecx, edx
                 mov
                 sub
                          ecx, eax
                 mov
                          eax, ecx
                 sub
                          eax, 1
                 leave
                 retn
strlen
                 endp
```

The result almost the same as MSVC did, but here we see MOVZX instead of MOVSX (1.11.1). MOVZX means MOV with Zero-Extent. This instruction copies 8-bit or 16-bit value into 32-bit register and sets the rest bits to 0. In fact, this instruction is convenient only since it enable us to replace two instructions at once: xor eax, eax / mov al, [...].

On the other hand, it is obvious to us the compiler could produce the code: mov al, byte ptr [eax] / test al, al —it is almost the same, however, the highest EAX register bits will contain random noise. But let's think it is compiler's drawback —it cannot produce more understandable code. Strictly speaking, compiler is not obliged to emit understandable (to humans) code at all.

Next new instruction for us is SETNZ. Here, if AL contain not zero, test al, al will set 0 to the ZF flag, but SETNZ, if ZF==0 (NZ means not zero) will set 1 to the AL. Speaking in natural language, if AL is not zero, let's jump to loc\_80483F0. Compiler emitted slightly redundant code, but let's not forget the optimization is turned off.

Now let's compile all this in MSVC 2010, with optimization turned on (/0x):

```
; size = 4
_{str} = 8
_strlen PROC
           ecx, DWORD PTR _str$[esp-4] ; ECX -> pointer to the string
    mov
           eax, ecx
                                          ; move to EAX
    mov
$LL2@strlen_:
                                          ; DL = *EAX
           dl, BYTE PTR [eax]
    mov
                                          ; EAX++
    inc
           eax
           dl, dl
                                          ; DL==0?
    test
    jne
           SHORT $LL2@strlen_
                                          ; no, continue loop
    sub
           eax, ecx
                                          ; calculate pointers difference
                                          ; decrement EAX
    dec
           eax
    ret
           0
strlen_ ENDP
```

Now it is all simpler. But it is needless to say the compiler could use registers such efficiently only in small functions with small number of local variables.

INC/DEC—are increment/decrement instruction, in other words: add 1 to variable or subtract.

Let's check GCC 4.4.1 with optimization turned on (-03 key):

```
public strlen
                 proc near
strlen
                 = dword ptr
arg_0
                         ebp
                 push
                 mov
                         ebp, esp
                 mov
                         ecx, [ebp+arg_0]
                 mov
                         eax, ecx
loc_8048418:
                         edx, byte ptr [eax]
                 movzx
                         eax, 1
                 add
                         dl, dl
                 test
                 jnz
                         short loc_8048418
                 not
                         ecx
                 add
                         eax, ecx
                 pop
                         ebp
                 retn
strlen
                 endp
```

Here GCC is almost the same as MSVC, except of MOVZX presence.

However, MOVZX could be replaced here to mov dl, byte ptr [eax].

Probably, it is simpler for GCC compiler's code generator to *remember* the whole register is allocated for *char* variable and it can be sure the highest bits will not contain any noise at any point.

After, we also see new instruction NOT. This instruction inverts all bits in operand. It can be said, it is synonym to the XOR ECX, Offffffffh instruction. NOT and following ADD calculating pointer difference and subtracting 1. At the beginning ECX, where pointer to str is stored, inverted and 1 is subtracted from it.

See also: "Signed number representations" (3.3).

In other words, at the end of function, just after loop body, these operations are executed:

```
ecx=str;
eax=eos;
ecx=(-ecx)-1;
eax=eax+ecx
return eax
```

... and this is effectively equivalent to:

```
ecx=str;
eax=eos;
eax=eax-ecx;
eax=eax-1;
return eax
```

Why GCC decided it would be better? I cannot be sure. But I'm sure the both variants are effectively equivalent in efficiency sense.

#### 1.11.2 ARM

## Non-optimizing Xcode (LLVM) + ARM mode

Listing 1.36: Non-optimizing Xcode (LLVM) + ARM mode

```
SUB
                      SP, SP, #8; allocate 8 bytes for local variables
            STR
                      RO, [SP, #8+str]
                      RO, [SP, #8+str]
            LDR.
            STR
                      RO, [SP, #8+eos]
loc_2CB8
                               ; CODE XREF: _strlen+28
            T.DR
                      RO, [SP, #8+eos]
            ADD
                      R1, R0, #1
                      R1, [SP, #8+eos]
            STR.
                      RO, [RO]
            LDRSB
                      RO, #0
            CMP
            BEQ
                      loc_2CD4
                      loc_2CB8
loc_2CD4
                               ; CODE XREF: _strlen+24
                      RO, [SP, #8+eos]
            LDR
            LDR.
                      R1, [SP, #8+str]
                      RO, RO, R1; RO=eos-str
            SUB
            SUB
                      RO, RO, #1; RO=RO-1
            ADD
                      SP, SP, #8; deallocate 8 bytes for local variables
            BX
```

Non-optimizing LLVM generates too much code, however, here we can see how function works with local variables in the stack. There are only two local variables in our function, *eos* and *str*.

In this listing, generated by IDA, I renamed var\_8 and var\_4 into eos and str manually.

So, first instructions are just saves input value in str and eos.

Loop body is beginning at *loc\_2CB8* label.

First three instruction in loop body (LDR, ADD, STR) loads eos value into RO, then value is incremented and it is saved back into eos local variable located in the stack.

The next "LDRSB RO, [RO]" (Load Register Signed Byte) instruction loading byte from memory at RO address and sign-extends it to 32-bit. This is similar to MOVSX (1.11.1) instruction in x86. The compiler treating this byte as signed since char type in C standard is signed. I already wrote about it (1.11.1) in this section, but related to x86.

It is should be noted, it is impossible in ARM to use 8-bit part or 16-bit part of 32-bit register separately of the whole register, as it is in x86. Apparently, it is because x86 has a huge history of compatibility with its ancestors like 16-bit 8086 and even 8-bit 8080, but ARM was developed from scratch as 32-bit RISC-processor. Consequently, in order to process separate bytes in ARM, one have to use 32-bit registers anyway.

So, LDRSB loads symbol from string into RO, one by one. Next CMP and BEQ instructions checks, if loaded symbol is 0. If not 0, control passing to loop body begin. And if 0, loop is finishing.

At the end of function, a difference between *eos* and *str* is calculated, 1 is also subtracting, and resulting value is returned via R0.

N.B. Registers was not saved in this function. That's because by ARM calling convention, RO-R3 registers are "scratch registers", they are intended for arguments passing, its values may not be restored upon function exit since calling function will not use them anymore. Consequently, they may be used for anything we want. Other registers are not used here, so that is why we have nothing to save on the stack. Thus, control may be returned back to calling function by simple jump (BX), to address in the LR register.

#### Optimizing Xcode (LLVM) + thumb mode

Listing 1.37: Optimizing Xcode (LLVM) + thumb mode

```
_strlen

MOV R1, R0

loc_2DF6 ; CODE XREF: _strlen+8

LDRB.W R2, [R1],#1

CMP R2, #0

BNE loc_2DF6

MVNS R0, R0

ADD R0, R1
```

BX LR

As optimizing LLVM concludes, space on the stack for *eos* and *str* may not be allocated, and these variables may always be stored right in registers. Before loop body beginning, *str* will always be in RO, and *eos*—in R1.

"LDRB.W R2, [R1],#1" instruction loads byte from memory at the address R1 into R2, sign-extending it to 32-bit value, but not only that. #1 at the instruction's end calling "Post-indexed addressing", this means, 1 is to be added to the R1 after byte load. That's convenient when accessing arrays.

There is no such addressing mode in x86, but it is present in some other processors, even on PDP-11. There is a legend the pre-increment, post-increment, pre-decrement and post-decrement modes in PDP-11, were "guilty" in appearance such C language (which developed on PDP-11) constructs as \*ptr++, \*++ptr, \*ptr--, \*--ptr. By the way, this is one of hard to memorize C feature. This is how it is:

C term	ARM term	C statement	how it works
Post-increment	post-indexed addressing	*ptr++	use *ptr value,
			then increment ptr pointer
Post-decrement	post-indexed addressing	*ptr	use *ptr value,
			then decrement ptr pointer
Pre-increment	pre-indexed addressing	*++ptr	increment ptr pointer,
			then use *ptr value
Pre-decrement	post-indexed addressing	*ptr	decrement ptr pointer,
			then use *ptr value

Dennis Ritchie (one of C language creators) mentioned that it is, probably, was invented by Ken Thompson (another C creator) because this processor feature was present in PDP-7 [23] [24]. Thus, C language compilers may use it, if it is present in target processor.

Then one may spot CMP and BNE<sup>60</sup> in loop body, these instructions continue operation until 0 will be met in string. MVNS<sup>61</sup> (inverting all bits, NOT in x86 analogue) instructions and ADD computes eos-str-1. In fact, these two instructions computes R0 = str + eos, which is effectively equivalent to what was in source code, and why it is so, I already described here (1.11.1).

Apparently, LLVM, just like GCC, concludes this code will be shorter, or faster.

#### **Optimizing Keil + ARM mode**

Listing 1.38: Optimizing Keil + ARM mode

```
strlen
                 MOV
                         R1, R0
loc_2C8
                                           ; CODE XREF: _strlen+14
                         R2, [R1],#1
                 LDRB
                         R2, #0
                 CMP
                         RO, R1, RO
                 SUBEQ
                 SUBEQ
                         RO, RO, #1
                 BNE
                          loc_2C8
                 ВX
                         LR.
```

Almost the same what we saw before, with the exception the str-eos-1 expression may be computed not at the function's end, but right in loop body. -EQsuffix, as we may recall, means the instruction will be executed only if operands in executed before CMP were equal to each other. Thus, if 0 will be in the R0 register, both SUBEQ instructions are to be executed and result is leaving in the R0 register.

# 1.12 Division by 9

Very simple function:

```
int f(int a)
{
     return a/9;
};
```

<sup>&</sup>lt;sup>60</sup> (PowerPC, ARM) Branch if Not Equal

<sup>&</sup>lt;sup>61</sup>MoVe Not

## 1.12.1 x86

...is compiled in a very predictable way:

Listing 1.39: MSVC

```
a = 8
                     ; size = 4
      PROC
_f
    push
           ebp
    mov
           ebp, esp
           eax, DWORD PTR _a$[ebp]
    mov
                    ; sign extend EAX to EDX: EAX
    cdq
    mov
           ecx, 9
    idiv
           ecx
           ebp
    pop
           0
    ret
  ENDP
```

IDIV divides 64-bit number stored in the EDX: EAX register pair by value in the ECX register. As a result, EAX will contain quotient  $^{62}$ , and EDX —remainder. Result is returning from the f() function in the EAX register, so, the value is not moved anymore after division operation, it is in right place already. Since IDIV requires value in the EDX: EAX register pair, CDQ instruction (before IDIV) extending value in the EAX to 64-bit value taking value sign into account, just as MOVSX (1.11.1) does. If we turn optimization on (/0x), we got:

Listing 1.40: Optimizing MSVC

```
_a = 8
                              ; size = 4
_f
      PROC
           ecx, DWORD PTR _a$[esp-4]
    mov
           eax, 954437177
                              ; 38e38e39H
    mov
    imul
           ecx
    sar
           edx, 1
           eax, edx
                              ; 000001fH
    shr
           eax, 31
    add
           eax, edx
    ret
           0
_f
      ENDP
```

This is —division by multiplication. Multiplication operation works much faster. And it is possible to use the trick  $^{63}$  to produce a code which is effectively equivalent and faster. GCC 4.4.1 even without optimization turned on, generates almost the same code as MSVC with optimization turned on:

Listing 1.41: Non-optimizing GCC 4.4.1

```
public f
f
       proc near
arg_0
       = dword ptr
       push
                ebp
       mov
                ebp, esp
                ecx, [ebp+arg_0]
       mov
                edx, 954437177
       mov
       mov
                eax, ecx
       imul
                edx
                edx, 1
       sar
       mov
                eax, ecx
       sar
                eax, 1Fh
                ecx, edx
       mov
                ecx, eax
       sub
       mov
                eax, ecx
       pop
                ebp
```

<sup>&</sup>lt;sup>62</sup>result of division

<sup>63</sup> Read more about division by multiplication in [30, 10-3] and: MSDN: Integer division by constants, http://www.nynaeve.net/?p=115

```
retn
f endp
```

#### 1.12.2 ARM

ARM processor, just like in any other "pure" RISC-processors, lacks division instruction It lacks also a single instruction for multiplication by 32-bit constant. By taking advantage of the one clever trick (or *hack*), it is possible to do division using only three instructions: addition, subtraction and bit shifts (1.15).

Here is an example of 32-bit number division by 10 from [18, 3.3 Division by a Constant]. Quotient and remainder on output.

```
; takes argument in a1
; returns quotient in a1, remainder in a2
; cycles could be saved if only divide or remainder is required
           a2, a1, #10
   SUB
                                    ; keep (x-10) for later
   SUB
           a1, a1, a1, lsr #2
   ADD
           a1, a1, a1, lsr #4
           a1, a1, a1, lsr #8
   ADD
   ADD
           a1, a1, a1, lsr #16
           a1, a1, lsr #3
   MOV
    ADD
           a3, a1, a1, asl #2
   SUBS
           a2, a2, a3, asl #1
                                    ; calc (x-10) - (x/10)*10
   ADDPL
           a1, a1, #1
                                    ; fix-up quotient
    ADDMI
           a2, a2, #10
                                    ; fix-up remainder
   MOV
           pc, lr
```

#### Optimizing Xcode (LLVM) + ARM mode

text:00002C58 39 1E 08 E3 E3 18 43 E3	MOV	R1, 0x38E38E39
text:00002C60 10 F1 50 E7	SMMUL	RO, RO, R1
text:00002C64 C0 10 A0 E1	MOV	R1, R0,ASR#1
text:00002C68 A0 OF 81 E0	ADD	RO, R1, RO,LSR#31
text:00002C6C 1E FF 2F E1	ВХ	LR

This code is mostly the same to what was generated by optimizing MSVC and GCC. Apparently, LLVM use the same algorithm for constants generating.

Observant reader may ask, how MOV writes 32-bit value in register, while this is not possible in ARM mode. It is not possible indeed, but, as we see, there are 8 bytes per instruction instead of standard 4, in fact, there are two instructions. First instruction loading 0x8E39 value into low 16 bit of register and second instruction is in fact MOVT, it loading 0x383E into high 16-bit of register. IDA is aware of such sequences, and for the sake of compactness, reduced it to one single "pseudo-instruction".

SMMUL (Signed Most Significant Word Multiply) instruction multiply numbers treating them as signed numbers, and leaving high 32-bit part of result in the R0 register, dropping low 32-bit part of result.

```
"MOV R1, R0, ASR#1" instruction is arithmetic shift right by one bit.
```

```
"ADD RO, R1, R0,LSR#31" is R0 = R1 + R0 >> 31
```

As a matter of fact, there is no separate shifting instruction in ARM mode. Instead, an instructions like (MOV, ADD, SUB, RSB)<sup>64</sup> may be supplied by option, is the second operand must be shifted, if yes, by what value and how. ASR meaning *Arithmetic Shift Right*, LSR—*Logican Shift Right*.

#### Optimizing Xcode (LLVM) + thumb-2 mode

```
MOV R1, 0x38E38E39

SMMUL.W R0, R0, R1

ASRS R1, R0, #1

ADD.W R0, R1, R0,LSR#31

BX LR
```

There are separate instructions for shifting in thumb mode, and one of them is used here—ASRS (arithmetic shift right).

<sup>&</sup>lt;sup>64</sup>These instructions are also called "data processing instructions"

## Non-optimizing Xcode (LLVM) and Keil

Non-optimizing LLVM does not generate code we saw before in this section, but inserts a call to library function \_\_\_divsi3 instead.

What about Keil: it inserts call to library function \_\_aeabi\_idivmod in all cases.

## 1.12.3 Getting divisor

#### Variant #1

Often, the code has a form of:

```
mov eax, MAGICAL CONSTANT
imul input value
sar edx, SHIFTING COEFFICIENT; signed division by 2^x using arithmetic shift right
mov eax, edx
shr eax, 31
add eax, edx
```

Let's denote 32-bit magical constant as M, shifting coefficient by C and divisor by D.

The divisor we need to get is:

$$D = \frac{2^{32} \cdot 2^C}{M}$$

For example:

Listing 1.42: Optimizing MSVC 2012

```
mov eax, 2021161081 ; 78787879H
imul DWORD PTR _a$[esp-4]
sar edx, 3
mov eax, edx
shr eax, 31 ; 0000001fH
add eax, edx
```

This is:

$$D = \frac{2^{32} \cdot 2^3}{2021161081}$$

Numbers are larger than 32-bit ones, so I use Wolfram Mathematica for convenience:

```
In[1]:=N[2^32*2^3/2021161081]
Out[1]:=17.
```

So the divisor from the code I used for example is 17.

## Variant #2

A variant with omitted arithmetic shift is also exist:

```
mov eax, 55555556h ; 1431655766
imul ecx
mov eax, edx
shr eax, 1Fh
```

The method of getting divisor is simplified:

$$D = \frac{2^{32}}{M}$$

As of my example, this is:

$$D = \frac{2^{32}}{1431655766}$$

And again I use Wolfram Mathematica:

```
In[1]:=N[2^32/16^^5555556]
Out[1]:=3.
```

The divisor is 3.

# 1.13 Working with FPU

FPU<sup>65</sup>—is a device within main CPU specially designed to deal with floating point numbers.

It was called coprocessor in past. It stay aside of the main CPU and looks like programmable calculator in some way and.

It is worth to study stack machines<sup>66</sup> before FPU studying, or learn Forth language basics<sup>67</sup>.

It is interesting to know that in past (before 80486 CPU) coprocessor was a separate chip and it was not always settled on motherboard. It was possible to buy it separately and install <sup>68</sup>.

Starting at 80486 DX CPU, FPU is always present in it.

FPU has a stack capable to hold 8 80-bit registers, each register can hold a number in IEEE 754<sup>70</sup> format.

C/C++ language offer at least two floating number types, float (single-precision<sup>71</sup>, 32 bits) <sup>72</sup> and double (double-precision<sup>73</sup>, 64 bits).

GCC also supports long double type (extended precision<sup>74</sup>, 80 bit) but MSVC is not.

float type requires the same number of bits as int type in 32-bit environment, but number representation is completely different.

Number consisting of sign, significand (also called fraction) and exponent.

Function having *float* or *double* among argument list is getting the value via stack. If function returns *float* or *double* value, it leaves the value in the ST(0) register —at top of FPU stack.

#### 1.13.1 Simple example

Let's consider simple example:

```
double f (double a, double b)
{
    return a/3.14 + b*4.1;
};
```

#### x86

Compile it in MSVC 2010:

Listing 1.43: MSVC 2010

```
CONST SEGMENT
__real@40106666666666 DQ 0401066666666666 ; 4.1
CONST ENDS
```

<sup>&</sup>lt;sup>65</sup>Floating-point unit

<sup>66</sup>http://en.wikipedia.org/wiki/Stack\_machine

<sup>67</sup>http://en.wikipedia.org/wiki/Forth\_(programming\_language)

<sup>&</sup>lt;sup>68</sup> For example, John Carmack used fixed-point arithmetic values in his Doom video game, stored in 32-bit GPR<sup>69</sup> registers (16 bit for intergral part and another 16 bit for fractional part), so the Doom could work on 32-bit computer without FPU, i.e., 80386 and 80486 SX

<sup>70</sup> http://en.wikipedia.org/wiki/IEEE\_754-2008

<sup>71</sup> http://en.wikipedia.org/wiki/Single-precision\_floating-point\_format

<sup>&</sup>lt;sup>72</sup>single precision float numbers format is also addressed in the Working with the float type as with a structure (1.16.6) section

<sup>73</sup> http://en.wikipedia.org/wiki/Double-precision\_floating-point\_format

<sup>74</sup>http://en.wikipedia.org/wiki/Extended\_precision

```
CONST
         SEGMENT
_real@40091eb851eb851f DQ 040091eb851eb851fr
                                                  ; 3.14
CONST
         ENDS
_TEXT
         SEGMENT
_a$ = 8
                  ; size = 8
_{b} = 16
                  ; size = 8
_f PROC
    push
           ebp
    mov
           ebp, esp
           QWORD PTR _a$[ebp]
    fld
; current stack state: ST(0) = _a
           QWORD PTR __real@40091eb851eb851f
    fdiv
; current stack state: ST(0) = result of _a divided by 3.13
           QWORD PTR _b$[ebp]
    fld
; current stack state: ST(0) = _b; ST(1) = result of _a divided by 3.13
           QWORD PTR __real@401066666666666
    fmul
; current stack state: ST(0) = result of _b * 4.1; ST(1) = result of _a divided by 3.13
    faddp ST(1), ST(0)
; current stack state: ST(0) = result of addition
    pop
           ebp
           0
    ret
   ENDP
f
```

FLD takes 8 bytes from stack and load the number into the ST(0) register, automatically converting it into internal 80-bit format extended precision).

FDIV divides value in the ST(0) register by number storing at address  $\_real@40091eb851eb851f -3.14$  value is coded there. Assembler syntax missing floating point numbers, so, what we see here is hexadecimal representation of 3.14 number in 64-bit IEEE 754 encoded.

After FDIV execution, ST(0) will hold quotient<sup>75</sup>.

By the way, there is also FDIVP instruction, which divides ST(1) by ST(0), popping both these values from stack and then pushing result. If you know Forth language<sup>76</sup>, you will quickly understand that this is stack machine<sup>77</sup>.

Next FLD instruction pushing *b* value into stack.

After that, quotient is placed to the ST(1) register, and the ST(0) will hold b value.

Very last FADDP instruction adds two values at top of stack, storing result to the ST(1) register and then popping value at ST(1), hereby leaving result at top of stack in the ST(0).

The function must return result in the ST (0) register, so, after FADDP there are no any other instructions except of function epilogue.

GCC 4.4.1 (with -03 option) emits the same code, however, slightly different:

Listing 1.44: Optimizing GCC 4.4.1

```
public f
f proc near

arg_0 = qword ptr 8
arg_8 = qword ptr 10h
```

<sup>&</sup>lt;sup>75</sup>result of division

<sup>76</sup> http://en.wikipedia.org/wiki/Forth\_(programming\_language)

<sup>77</sup>http://en.wikipedia.org/wiki/Stack\_machine

```
fld
                         ds:dbl_8048608; 3.14
; stack state now: ST(0) = 3.13
                mov
                         ebp, esp
                fdivr
                         [ebp+arg_0]
; stack state now: ST(0) = result of division
                fld
                         ds:dbl_8048610 ; 4.1
; stack state now: ST(0) = 4.1, ST(1) = result of division
                fmul
                         [ebp+arg_8]
; stack state now: ST(0) = result of multiplication, ST(1) = result of division
                pop
                         ebp
                faddp
                         st(1), st
; stack state now: ST(0) = result of addition
                retn
f
                endp
```

The difference is that, first of all, 3.14 is pushed to stack (into ST(0)), and then value in  $arg_0$  is divided by value in the ST(0) register.

FDIVR meaning *Reverse Divide*—to divide with divisor and dividend swapped with each other. There is no likewise instruction for multiplication since multiplication is commutative operation, so we have just FMUL without its -R counterpart. FADDP adding two values but also popping one value from stack. After that operation, ST(0) holds the sum.

This fragment of disassembled code was produced using IDA which named the ST(0) register as ST for short.

## ARM: Optimizing Xcode (LLVM) + ARM mode

Until ARM has floating standardized point support, several processor manufacturers may add their own instructions extensions. Then, VFP (Vector Floating Point) was standardized.

One important difference from x86, there you working with FPU-stack, but here, in ARM, there are no any stack, you work just with registers.

```
f
                VLDR
                                 D16, =3.14
                VMOV
                                 D17, R0, R1; load a
                VMOV
                                 D18, R2, R3; load b
                VDIV.F64
                                 D16, D17, D16; a/3.14
                                 D17, =4.1
                VLDR.
                                 D17, D18, D17; b*4.1
                VMUL.F64
                VADD.F64
                                 D16, D17, D16; +
                VMOV
                                 RO, R1, D16
                ВX
                                 T.R.
db1_2C98
                DCFD 3.14
                                          ; DATA XREF: f
dbl_2CA0
                DCFD 4.1
                                          ; DATA XREF: f+10
```

So, we see here new registers used, with D prefix. These are 64-bit registers, there are 32 of them, and these can be used both for floating-point numbers (double) but also for SIMD (it is called NEON here in ARM).

There are also 32 32-bit S-registers, they are intended to be used for single precision floating pointer numbers (float).

It is easy to remember: D-registers are intended for double precision numbers, while S-registers —for single precision numbers.

Both (3.14 and 4.1) constants are stored in memory in IEEE 754 form.

VLDR and VMOV instructions, as it can be easily deduced, are analogous to the LDR and MOV instructions, but they works with D-registers. It should be noted that these instructions, just like D-registers, are intended not only for floating point

numbers, but can be also used for SIMD (NEON) operations and this will also be revealed soon.

Arguments are passed to function in common way, via R-registers, however, each number having double precision has size 64-bits, so, for passing each, two R-registers are needed.

"VMOV D17, R0, R1" at the very beginning, composing two 32-bit values from R0 and R1 into one 64-bit value and saves it to D17.

"VMOV RO, R1, D16" is inverse operation, what was in D16 leaving in two R0 and R1 registers, since double-precision number, needing 64 bits for storage, is returning in the R0 and R1 registers pair.

VDIV, VMUL and VADD, are instruction for floating point numbers processing, computing, quotient<sup>78</sup>, product<sup>79</sup> and sum<sup>80</sup>, respectively.

The code for thumb-2 is same.

## ARM: Optimizing Keil + thumb mode

```
f
                 PUSH
                         \{R3-R7,LR\}
                 MOVS
                         R7, R2
                 MOVS
                         R4, R3
                 MOVS
                         R5, R0
                 MOVS
                         R6, R1
                         R2, =0x66666666
                 LDR
                 LDR
                         R3, =0x40106666
                 MOVS
                         RO. R7
                 MOVS
                         R1, R4
                 BI.
                          __aeabi_dmul
                         R7, R0
                 MOVS
                 MOVS
                         R4, R1
                 LDR
                         R2, =0x51EB851F
                 LDR
                         R3, =0x40091EB8
                 MOVS
                         RO, R5
                 MOVS
                         R1, R6
                 BL
                         __aeabi_ddiv
                 MOVS
                         R2, R7
                 MOVS
                         R3, R4
                          __aeabi_dadd
                 RI.
                 PNP
                         \{R3-R7,PC\}
dword_364
                 DCD 0x6666666
                                           ; DATA XREF: f+A
dword_368
                                           ; DATA XREF: f+C
                 DCD 0x40106666
dword_36C
                 DCD 0x51EB851F
                                           ; DATA XREF: f+1A
dword_370
                 DCD 0x40091EB8
                                           ; DATA XREF: f+1C
```

Keil generates for processors not supporting FPU or NEON. So, double-precision floating numbers are passed via generic R-registers, and instead of FPU-instructions, service library functions are called (like \_\_aeabi\_dmul, \_\_aeabi\_ddiv, \_\_aeabi\_dadd) which emulates multiplication, division and addition floating-point numbers. Of course, that is slower than FPU-coprocessor, but it is better than nothing.

By the way, similar FPU-emulating libraries were very popular in x86 world when coprocessors were rare and expensive, and were installed only on expensive computers.

FPU-coprocessor emulating called *soft float* or *armel* in ARM world, while using coprocessor's FPU-instructions called *hard* float or *armhf*.

For example, Linux kernel for Raspberry Pi is compiled in two variants. In *soft float* case, arguments will be passed via R-registers, and in *hard float* case —via D-registers.

And that is what do not let you use e.g. armhf-libraries from armel-code or vice versa, so that is why all code in Linux distribution must be compiled according to the chosen calling convention.

## 1.13.2 Passing floating point number via arguments

<sup>&</sup>lt;sup>78</sup>result of division

<sup>&</sup>lt;sup>79</sup>result of multiplication

<sup>&</sup>lt;sup>80</sup>result of addition

```
int main ()
{
    printf ("32.01 ^ 1.54 = %lf\n", pow (32.01,1.54));
    return 0;
}
```

#### x86

Let's see what we got in (MSVC 2010):

Listing 1.45: MSVC 2010

```
CONST
         SEGMENT
__real@40400147ae147ae1 DQ 040400147ae147ae1r
                                                 ; 32.01
__real@3ff8a3d70a3d70a4 DQ 03ff8a3d70a3d70a4r
                                                 ; 1.54
CONST
         ENDS
        PROC
_main
    push
           ebp
   mov
           ebp, esp
    sub
           esp, 8 ; allocate place for the first variable
           QWORD PTR __real@3ff8a3d70a3d70a4
    fld
           QWORD PTR [esp]
           esp, 8 ; allocate place for the second variable
    sub
    fld
           QWORD PTR __real@40400147ae147ae1
           QWORD PTR [esp]
    fstp
    call
    add
           esp, 8 ; "return back" place of one variable.
; in local stack here 8 bytes still reserved for us.
; result now in ST(0)
           QWORD PTR [esp]; move result from ST(0) to local stack for printf()
    fstp
           OFFSET $SG2651
    push
    call
           _printf
    add
           esp, 12
   xor
           eax, eax
   pop
           ebp
           0
    ret
         ENDP
main
```

FLD and FSTP are moving variables from/to data segment to FPU stack. pow()<sup>81</sup> taking both values from FPU-stack and returns result in the ST(0) register. printf() takes 8 bytes from local stack and interpret them as *double* type variable.

## ARM + Non-optimizing Xcode (LLVM) + thumb-2 mode

```
_{\mathtt{main}}
var_C
                  = -0xC
                  PUSH
                                     \{R7,LR\}
                                     R7, SP
                  VOM
                                     SP, SP, #4
                  SUB
                                     D16, =32.01
                  VLDR
                  VMOV
                                     RO, R1, D16
                                     D16, =1.54
                  VLDR
                  VMOV
                                     R2, R3, D16
                  BLX
                                     _pow
```

<sup>&</sup>lt;sup>81</sup> standard C function, raises a number to the given power

```
VMOV
                                 D16, R0, R1
                MOV
                                 RO, 0xFC1; "32.01 ^ 1.54 = %lf\n"
                ADD
                                 RO, PC
                                 R1, R2, D16
                VMOV
                BLX
                                  _printf
                                 R1, 0
                MOVS
                STR
                                 RO, [SP,#0xC+var_C]
                VOM
                                 RO, R1
                                 SP, SP, #4
                ADD
                POP
                                  {R7,PC}
db1_2F90
                DCFD 32.01
                                          ; DATA XREF: _main+6
dbl_2F98
                DCFD 1.54
                                          ; DATA XREF: _main+E
```

As I wrote before, 64-bit floating pointer numbers passing in R-registers pairs. This is code is redundant for a little (certainly because optimization is turned off), because, it is actually possible to load values into R-registers straightforwardly without touching D-registers.

So, as we see, \_pow function receiving first argument in RO and R1, and the second one in R2 and R3. Function leaves result in RO and R1. Result of \_pow is moved into D16, then in R1 and R2 pair, from where printf() will take this number.

#### ARM + Non-optimizing Keil + ARM mode

```
_{\mathtt{main}}
                          SP!, {R4-R6,LR}
                 STMFD
                 LDR
                          R2, =0xA3D70A4
                 LDR
                          R3, =0x3FF8A3D7
                          RO, =0xAE147AE1; x
                 LDR
                 LDR
                          R1, =0x40400147
                          pow
                 BL
                 VOM
                          R4, R0
                          R2, R4
                 MOV
                 MOV
                          R3, R1
                          RO, a32_011_54Lf; "32.01 ^1.54 = 1.54 = 1.54"
                 ADR
                 BL
                          __2printf
                 VOM
                          RO, #0
                 LDMFD
                          SP!, {R4-R6,PC}
                 DCD 0xA3D70A4
                                            ; DATA XREF: _main+4
dword_520
                 DCD 0x3FF8A3D7
                                            ; DATA XREF: _main+8
; double x
                 DCD OxAE147AE1
                                           ; DATA XREF: _main+C
х
                 DCD 0x40400147
                                            ; DATA XREF: _main+10
dword_528
                 DCB "32.01 ^{1.54} = 1.54 = 1.54",0xA,0
a32_011_54Lf
                                            ; DATA XREF: _main+24
```

D-registers are not used here, only R-register pairs are used.

## 1.13.3 Comparison example

Let's try this:

```
double d_max (double a, double b)
{
    if (a>b)
        return a;
    return b;
};
```

#### x86

Despite simplicity of the function, it will be harder to understand how it works. MSVC 2010 generated:

Listing 1.46: MSVC 2010

```
PUBLIC
          _d_max
_TEXT
         SEGMENT
_a$ = 8
                         ; size = 8
_{b} = 16
                         ; size = 8
           PROC
_d_max
    push
           ebp
    mov
           ebp, esp
           QWORD PTR _b$[ebp]
    fld
; current stack state: ST(0) = _b
; compare _b (ST(0)) and _a, and pop register
           QWORD PTR _a$[ebp]
; stack is empty here
    fnstsw ax
    test
           ah, 5
           SHORT $LN1@d_max
    jр
; we are here only if a>b
    fld
           QWORD PTR _a$[ebp]
           SHORT $LN2@d_max
    jmp
$LN1@d_max:
           QWORD PTR _b$[ebp]
    fld
$LN2@d_max:
    pop
           ebp
           0
    ret
           ENDP
_{\tt d_max}
```

So, FLD loading \_b into the ST(0) register.

FCOMP compares the value in the ST(0) register with what is in \_a value and set C3/C2/C0 bits in FPU status word register. This is 16-bit register reflecting current state of FPU.

For now C3/C2/C0 bits are set, but unfortunately, CPU before Intel P6 <sup>82</sup> has not any conditional jumps instructions which are checking these bits. Probably, it is a matter of history (remember: FPU was separate chip in past). Modern CPU starting at Intel P6 has FCOMI/FCOMIP/FUCOMIP instructions —which does the same, but modifies CPU flags ZF/PF/CF.

After bits are set, the FCOMP instruction popping one variable from stack. This is what distinguish it from FCOM, which is just comparing values, leaving the stack at the same state.

FNSTSW copies FPU status word register to the AX. Bits C3/C2/C0 are placed at positions 14/10/8, they will be at the same positions in the AX register and all they are placed in high part of the AX —AH.

- If b>a in our example, then C3/C2/C0 bits will be set as following: 0, 0, 0.
- If a>b, then bits will be set: 0, 0, 1.
- If a=b, then bits will be set: 1, 0, 0.

After test ah, 5 execution, bits C3 and C1 will be set to 0, but at positions 0 and 2 (in the AH registers) C0 and C2 bits will be leaved.

Now let's talk about parity flag. Another notable epoch rudiment:

<sup>82</sup> Intel P6 is Pentium Pro, Pentium II, etc

One common reason to test the parity flag actually has nothing to do with parity. The FPU has four condition flags (C0 to C3), but they can not be tested directly, and must instead be first copied to the flags register. When this happens, C0 is placed in the carry flag, C2 in the parity flag and C3 in the zero flag. The C2 flag is set when e.g. incomparable floating point values (NaN or unsupported format) are compared with the FUCOM instructions.<sup>83</sup>

This flag is to be set to 1 if ones number is even. And to 0 if odd.

Thus, PF flag will be set to 1 if both CO and C2 are set to 0 or both are 1. And then following JP ( $jump\ if\ PF==1$ ) will be triggered. If we recall values of the C3/C2/CO for various cases, we will see the conditional jump JP will be triggered in two cases: if b>a or a==b (C3 bit is already not considering here since it was cleared while execution of the test ah, 5 instruction).

It is all simple thereafter. If conditional jump was triggered, FLD will load the \_b value to the ST(0) register, and if it is not triggered, the value of the \_a variable will be loaded.

But it is not over yet!

## Now let's compile it with MSVC 2010 with optimization option $/0\mathrm{x}$

Listing 1.47: Optimizing MSVC 2010

```
a = 8
                       ; size = 8
_b = 16
                       ; size = 8
         PROC
_d_max
   fld
           QWORD PTR _b$[esp-4]
           QWORD PTR _a$[esp-4]
   fld
; current stack state: ST(0) = _a, ST(1) = _b
           ST(1); compare _a and ST(1) = (_b)
    fcom
   fnstsw
                                       ; 00000041H
    test
            ah, 65
           SHORT $LN5@d_max
    jne
            ST(1) ; copy ST(0) to ST(1) and pop register, leave (_a) on top
    fstp
; current stack state: ST(0) = _a
    ret
           0
$LN5@d_max:
            ST(0); copy ST(0) to ST(0) and pop register, leave (_b) on top
   fstp
; current stack state: ST(0) = _b
   ret
           0
         ENDP
d max
```

FCOM is distinguished from FCOMP in that sense that it just comparing values and leaves FPU stack in the same state. Unlike previous example, operands here in reversed order. And that is why result of comparison in the C3/C2/C0 will be different:

- If a>b in our example, then C3/C2/C0 bits will be set as: 0, 0, 0.
- If b>a, then bits will be set as: 0, 0, 1.
- If a=b, then bits will be set as: 1, 0, 0.

It can be said, test ah, 65 instruction just leaves two bits —C3 and C0. Both will be zeroes if a>b: in that case JNE jump will not be triggered. Then FSTP ST(1) is following —this instruction copies value in the ST(0) into operand and popping one value from FPU stack. In other words, the instruction copies ST(0) (where \_a value is now) into the ST(1). After that, two values of the \_a are at the top of stack now. After that, one value is popping. After that, ST(0) will contain \_a and function is finished.

Conditional jump JNE is triggered in two cases: of b>a or a==b. ST(0) into ST(0) will be copied, it is just like idle (NOP<sup>84</sup>) operation, then one value is popping from stack and top of stack (ST(0)) will contain what was in the ST(1) before (that is

<sup>&</sup>lt;sup>84</sup>No OPeration

\_b). Then function finishes. The instruction used here probably since FPU has no instruction to pop value from stack and not to store it anywhere.

Well, but it is still not over.

#### GCC 4.4.1

Listing 1.48: GCC 4.4.1

```
d_max proc near
b
                = qword ptr -10h
                = qword ptr -8
a_first_half
                = dword ptr
a_second_half = dword ptr
                            0Ch
b_first_half
               = dword ptr
                            10h
b_second_half = dword ptr 14h
    push
            ebp
            ebp, esp
   mov
            esp, 10h
    sub
; put a and b to local stack:
    mov
            eax, [ebp+a_first_half]
            dword ptr [ebp+a], eax
    mov
            eax, [ebp+a_second_half]
    mov
            dword ptr [ebp+a+4], eax
    mov
            eax, [ebp+b_first_half]
    mov
            dword ptr [ebp+b], eax
    mov
            eax, [ebp+b_second_half]
    mov
            dword ptr [ebp+b+4], eax
    mov
; load a and b to FPU stack:
    fld
            [ebp+a]
            [ebp+b]
    fld
; current stack state: ST(0) - b; ST(1) - a
    fxch
            st(1); this instruction swapping ST(1) and ST(0)
; current stack state: ST(0) - a; ST(1) - b
              ; compare a and b and pop two values from stack, i.e., a and b
    fnstsw ax; store FPU status to AX
    sahf
               ; load SF, ZF, AF, PF, and CF flags state from AH
    setnbe al; store 1 to AL if CF=0 and ZF=0
    test
            al, al
                              ; AL==0 ?
            short loc_8048453 ; yes
    jz
            [ebp+a]
    fld
            short locret_8048456
    jmp
loc_8048453:
    fld
            [ebp+b]
locret_8048456:
   leave
    retn
d_max endp
```

FUCOMPP —is almost like FCOM, but popping both values from stack and handling "not-a-numbers" differently.

More about not-a-numbers:

FPU is able to deal with a special values which are *not-a-numbers* or NaNs<sup>85</sup>. These are infinity, result of dividing by 0, etc. Not-a-numbers can be "quiet" and "signaling". It is possible to continue to work with "quiet" NaNs, but if one try to do any operation with "signaling" NaNs —an exception will be raised.

FCOM will raise exception if any operand —NaN. FUCOM will raise exception only if any operand —signaling NaN (SNaN).

The following instruction is SAHF—this is rare instruction in the code which is not use FPU. 8 bits from AH is movinto into lower 8 bits of CPU flags in the following order: SF: ZF: -: AF: -: PF: -: CF <- AH.

Let's remember the FNSTSW is moving interesting for us bits C3/C2/C0 into the AH and they will be in positions 6, 2, 0 in the AH register.

In other words, fnstsw ax / sahf instruction pair is moving C3/C2/C0 into ZF, PF, CF CPU flags. Now let's also recall, what values of the C3/C2/C0 bits will be set:

- If a is greater than b in our example, then C3/C2/C0 bits will be set as: 0, 0, 0.
- if a is less than b, then bits will be set as: 0, 0, 1.
- If a=b, then bits will be set: 1, 0, 0.

In other words, after FUCOMPP/FNSTSW/SAHF instructions, we will have these CPU flags states:

- If a>b, CPU flags will be set as: ZF=0, PF=0, CF=0.
- If a<b, then CPU flags will be set as: ZF=0, PF=0, CF=1.
- If a=b, then CPU flags will be set as: ZF=1, PF=0, CF=0.

How SETNBE instruction will store 1 or 0 to AL: it is depends of CPU flags. It is almost JNBE instruction counterpart, with the exception the SETcc<sup>86</sup> is storing 1 or 0 to the AL, but Jcc do actual jump or not. SETNBE store 1 only if CF=0 and ZF=0. If it is not true, 0 will be stored into AL.

Both CF is 0 and ZF is 0 simultaneously only in one case: if a>b.

Then one will be stored to the AL and the following JZ will not be triggered and function will return \_a. In all other cases, b will be returned.

But it is still not over.

#### GCC 4.4.1 with -03 optimization turned on

Listing 1.49: Optimizing GCC 4.4.1

```
public d_max
d_max
                proc near
arg_0
                = qword ptr
                = qword ptr
arg_8
                             10h
                push
                        ebp
                mov
                        ebp, esp
                         [ebp+arg_0] ; _a
                fld
                fld
                         [ebp+arg_8] ; _b
; stack state now: ST(0) = _b, ST(1) = _a
                fxch
                        st(1)
; stack state now: ST(0) = a, ST(1) = b
                fucom
                        st(1); compare _a and _b
                fnstsw
                sahf
                ja
                        short loc_8048448
; store ST(0) to ST(0) (idle operation), pop value at top of stack, leave _b at top
                fstp
                        short loc_804844A
                jmp
```

<sup>85</sup>http://en.wikipedia.org/wiki/NaN

<sup>86</sup> cc is condition code

It is almost the same except one: JA usage instead of SAHF. Actually, conditional jump instructions checking "larger", "lesser" or "equal" for unsigned number comparison (JA, JAE, JBE, JE/JZ, JNA, JNAE, JNB, JNBE, JNE/JNZ) are checking only CF and ZF flags. And C3/C2/C0 bits after comparison are moving into these flags exactly in the same fashion so conditional jumps will work here. JA will work if both CF are ZF zero.

Thereby, conditional jumps instructions listed here can be used after FNSTSW/SAHF instructions pair.

It seems, FPU C3/C2/C0 status bits was placed there intentionally so to map them to base CPU flags without additional permutations.

### ARM + Optimizing Xcode (LLVM) + ARM mode

Listing 1.50: Optimizing Xcode (LLVM) + ARM mode

```
VMOV D16, R2, R3; b
VMOV D17, R0, R1; a
VCMPE.F64 D17, D16
VMRS APSR_nzcv, FPSCR
VMOVGT.F64 D16, D17; copy b to D16
VMOV R0, R1, D16
BX LR
```

A very simple case. Input values are placed into the D17 and D16 registers and then compared with the help of VCMPE instruction. Just like in x86 coprocessor, ARM coprocessor has its own status and flags register, (FPSCR), since there is a need to store coprocessor-specific flags.

And just like in x86, there are no conditional jump instruction in ARM, checking bits in coprocessor status register, so there is VMRS instruction, copying 4 bits (N, Z, C, V) from the coprocessor status word into bits of *general* status (APSR register).

VMOVGT is analogue of MOVGT, instruction, to be executed if one operand is greater than other while comparing (GT—Greater Than).

If it will be executed, b value will be written into D16, stored at the moment in D17.

And if it will not be triggered, then a value will stay in the D16 register.

Penultimate instruction VMOV will prepare value in the D16 register for returning via R0 and R1 registers pair.

### ARM + Optimizing Xcode (LLVM) + thumb-2 mode

Listing 1.51: Optimizing Xcode (LLVM) + thumb-2 mode

```
VMOV D16, R2, R3; b
VMOV D17, R0, R1; a
VCMPE.F64 D17, D16
VMRS APSR_nzcv, FPSCR
IT GT
VMOVGT.F64 D16, D17
VMOV R0, R1, D16
BX LR
```

Almost the same as in previous example, howeverm slightly different. As a matter of fact, many instructions in ARM mode can be supplied by condition predicate, and the instruction is to be executed if condition is true.

But there is no such thing in thumb mode. There is no place in 16-bit instructions for spare 4 bits where condition can be encoded.

However, thumb-2 was extended to make possible to specify predicates to old thumb instructions.

Here, is the IDA-generated listing, we see VMOVGT instruction, the same as in previous example.

But in fact, usual VMOV is encoded there, but IDA added -GT suffix to it, since there is "IT GT" instruction placed right before.

IT instruction defines so-called *if-then block*. After the instruction, it is possible to place up to 4 instructions, to which predicate suffix will be added. In our example, "IT GT" meaning, the next instruction will be executed, if *GT* (*Greater Than*) condition is true.

Now more complex code fragment, by the way, from "Angry Birds" (for iOS):

#### Listing 1.52: Angry Birds Classic

ITE NE			
VMOVNE	R2, R3, D16		
VMOVEQ	R2, R3, D17		

ITE meaning *if-then-else* and it encode suffixes for two next instructions. First instruction will execute if condition encoded in ITE (*NE*, *not equal*) will be true at the moment, and the second —if the condition will not be true. (Inverse condition of NE is EQ (*equal*)).

Slightly harder, and this fragment from "Angry Birds" as well:

### Listing 1.53: Angry Birds Classic

```
ITTTT EQ

MOVEQ RO, R4

ADDEQ SP, SP, #0x20

POPEQ.W {R8,R10}

POPEQ {R4-R7,PC}
```

4 "T" symbols in instruction mnemonic means the 4 next instructions will be executed if condition is true. That's why IDA added -EQ suffix to each 4 instructions.

And if there will be e.g. ITEEE EQ (if-then-else-else-else), then suffixes will be set as follows:

```
-EQ
-NE
-NE
-NE
```

Another fragment from "Angry Birds":

Listing 1.54: Angry Birds Classic

RO, #0xFFFFFFF
R10, R0, #1
RO, RO
R10, R0

ITTE (*if-then-then-else*) means the 1st and 2nd instructions will be executed, if LE (*Less or Equal*) condition is true, and 3rd—if inverse condition (GT—*Greater Than*) is true.

Compilers usually are not generating all possible combinations. For example, it mentioned "Angry Birds" game (*classic* version for iOS) only these cases of IT instruction are used: IT, ITE, ITT, ITTE, ITTT, ITTTT. How I learnt this? In IDA it is possible to produce listing files, so I did it, but I also set in options to show 4 bytes of each opcodes. Then, knowing the high part of 16-bit opcode IT is OxBF, I did this with grep:

```
cat AngryBirdsClassic.lst | grep " BF" | grep "IT" > results.lst
```

By the way, if to program in ARM assembly language manually for thumb-2 mode, with adding conditional suffixes, assembler will add IT instructions automatically, with respectable flags, where it is necessary.

#### ARM + Non-optimizing Xcode (LLVM) + ARM mode

Listing 1.55: Non-optimizing Xcode (LLVM) + ARM mode

```
b = -0x20

a = -0x18

val_to_return = -0x10

saved_R7 = -4

STR R7, [SP,#saved_R7]!

MOV R7, SP
```

1.14. ANNAIS			CHALLEN I. CODE LALLENNS
	SUB	SP, SP, #0x1C	
	BIC	SP, SP, #7	
	VMOV	D16, R2, R3	
	VMOV	D17, R0, R1	
	VSTR	D17, [SP,#0x20+a]	
	VSTR	D16, [SP,#0x20+b]	
	VLDR	D16, [SP,#0x20+a]	
	VLDR	D17, [SP,#0x20+b]	
	VCMPE.F64	D16, D17	
	VMRS	APSR_nzcv, FPSCR	
	BLE	loc_2E08	
	VLDR	D16, [SP,#0x20+a]	
	VSTR	D16, [SP,#0x20+val_to_return]	
	В	loc_2E10	
loc_2E08			
	VLDR	D16, [SP,#0x20+b]	
	VSTR	D16, [SP,#0x20+val_to_return]	
loc_2E10			
	VLDR	D16, [SP,#0x20+val_to_return]	
	VMOV	RO, R1, D16	
	MOV	SP, R7	
	LDR	R7, [SP+0x20+b],#4	
	ВХ	LR	

Almost the same we already saw, but too much redundant code because of a and b variables storage in local stack, as well as returning value.

## ARM + Optimizing Keil + thumb mode

Listing 1.56: Optimizing Keil + thumb mode

```
PUSH
                          {R3-R7,LR}
                 MOVS
                          R4, R2
                 MOVS
                          R5, R3
                 MOVS
                          R6, R0
                          R7, R1
                 MOVS
                 BL
                          __aeabi_cdrcmple
                 BCS
                          loc_1CO
                 MOVS
                          RO, R6
                 MOVS
                          R1, R7
                 POP
                          \{R3-R7,PC\}
loc_1CO
                 MOVS
                          RO, R4
                 MOVS
                          R1, R5
                 POP
                          {R3-R7,PC}
```

Keil not generates special instruction for float numbers comparing since it cannot rely it will be supported on the target CPU, and it cannot be done by straightforward bitwise comparing. So there is called external library function for comparing: \_\_aeabi\_cdrcmple. N.B. Comparison result is to be leaved in flags, so the following BCS (*Carry set - Greater than or equal*) instruction may work without any additional code.

# 1.14 Arrays

Array is just a set of variables in memory, always lying next to each other, always has same type <sup>87</sup>.

<sup>&</sup>lt;sup>87</sup>AKA<sup>88</sup> "homogeneous container"

## 1.14.1 Simple example

```
#include <stdio.h>
int main()
{
    int a[20];
    int i;
    for (i=0; i<20; i++)
        a[i]=i*2;

    for (i=0; i<20; i++)
        printf ("a[%d]=%d\n", i, a[i]);

    return 0;
};</pre>
```

## x86

Let's compile:

Listing 1.57: MSVC

```
_TEXT
         SEGMENT
_{i} = -84
                                 ; size = 4
a = -80
                                 ; size = 80
           PROC
_main
   push
           ebp
           ebp, esp
   mov
    sub
           esp, 84
                         ; 00000054H
           DWORD PTR _i$[ebp], 0
   mov
           SHORT $LN6@main
   jmp
$LN5@main:
           eax, DWORD PTR _i$[ebp]
   mov
    add
           eax, 1
           DWORD PTR _i$[ebp], eax
   mov
$LN6@main:
           DWORD PTR _i$[ebp], 20 ; 00000014H
   cmp
           SHORT $LN4@main
    jge
           ecx, DWORD PTR _i$[ebp]
   mov
   shl
           ecx, 1
           edx, DWORD PTR _i$[ebp]
   mov
           DWORD PTR _a$[ebp+edx*4], ecx
   mov
    jmp
           SHORT $LN5@main
$LN4@main:
   mov
           DWORD PTR _i$[ebp], 0
           SHORT $LN3@main
    jmp
$LN2@main:
           eax, DWORD PTR _i$[ebp]
   mov
    add
           eax, 1
           DWORD PTR _i$[ebp], eax
   mov
$LN3@main:
           DWORD PTR _i$[ebp], 20
   cmp
                                      ; 0000014H
           SHORT $LN1@main
    jge
           ecx, DWORD PTR _i$[ebp]
   {\tt mov}
   mov
           edx, DWORD PTR _a$[ebp+ecx*4]
           edx
    push
           eax, DWORD PTR _i$[ebp]
    mov
   push
   push
           OFFSET $SG2463
```

```
call
             _printf
                               ; 000000cH
    add
             esp, 12
             SHORT $LN2@main
     jmp
$LN1@main:
    xor
             eax, eax
    mov
             esp, ebp
             ebp
    pop
             Ω
    ret
             ENDP
_{\mathtt{main}}
```

Nothing very special, just two loops: first is filling loop and second is printing loop. shl ecx, 1 instruction is used for value multiplication by 2 in the ECX, more about below 1.15.3.

80 bytes are allocated on the stack for array, that is 20 elements of 4 bytes.

Here is what GCC 4.4.1 does:

#### Listing 1.58: GCC 4.4.1

```
public main
main
                                          ; DATA XREF: _start+17
                 proc near
var_70
                 = dword ptr -70h
var_6C
                 = dword ptr -6Ch
var_68
                 = dword ptr -68h
i_2
                 = dword ptr -54h
i
                 = dword ptr -4
                 push
                         ebp
                 mov
                         ebp, esp
                 and
                         esp, OFFFFFFOh
                         esp, 70h
                 sub
                 mov
                         [esp+70h+i], 0
                                                    ; i=0
                 jmp
                         short loc_804840A
loc_80483F7:
                         eax, [esp+70h+i]
                 mov
                 mov
                         edx, [esp+70h+i]
                 add
                         edx, edx
                                                    ; edx=i*2
                         [esp+eax*4+70h+i_2], edx
                 mov
                 add
                         [esp+70h+i], 1
                                                    ; i++
loc_804840A:
                 cmp
                         [esp+70h+i], 13h
                 jle
                         short loc_80483F7
                         [esp+70h+i], 0
                 mov
                         short loc_8048441
                 jmp
loc_804841B:
                         eax, [esp+70h+i]
                 mov
                         edx, [esp+eax*4+70h+i_2]
                 mov
                         eax, offset aADD; a[%d]=%d\n"
                 mov
                         [esp+70h+var_68], edx
                 mov
                         edx, [esp+70h+i]
                 mov
                         [esp+70h+var_6C], edx
                 mov
                         [esp+70h+var_70], eax
                 mov
                         _printf
                 call
                 add
                         [esp+70h+i], 1
loc_8048441:
                 cmp
                         [esp+70h+i], 13h
                         short loc_804841B
                 jle
                         eax, 0
                 mov
                 leave
```

	retn
main	endp

By the way, a variable has  $int^*$  type (the pointer to int) —you can try to pass a pointer to array to another function, but it much correctly to say the pointer to the first array element is passed (addresses of another element's places are calculated in obvious way). If to index this pointer as a[idx], idx just to be added to the pointer and the element placed there (to which calculated pointer is pointing) returned.

An interesting example: string of characters like "string" is array of characters and it has const char\* type.Index can be applied to this pointer. And that is why it is possible to write like "string" [i] —this is correct C/C++ expression!

## ARM + Non-optimizing Keil + ARM mode

```
EXPORT _main
main
                         SP!, {R4,LR}
                STMFD
                         SP, SP, #0x50
                SUB
                                             ; allocate place for 20 int variables
; first loop
                MOV
                         R4, #0
                                             ; i
                         loc_4A0
loc_494
                MOV
                         RO, R4, LSL#1
                                             ; R0=R4*2
                STR
                         RO, [SP,R4,LSL#2]
                                             ; store RO to SP+R4<<2 (same as SP+R4*4)
                ADD
                         R4, R4, #1
                                             ; i=i+1
loc_4A0
                CMP
                         R4, #20
                                             ; i<20?
                BLT
                         loc_494
                                             ; yes, run loop body again
; second loop
                MOV
                         R4, #0
                                             ; i
                В
                         loc_4C4
loc_4B0
                LDR
                         R2, [SP,R4,LSL#2]; (second printf argument) R2=*(SP+R4<<4) (same as *(
   SP+R4*4))
                MUA
                         R1, R4
                                             ; (first printf argument) R1=i
                ADR.
                         RO, aADD
                                             ; a[%d]=%d\n''
                BI.
                         __2printf
                ADD
                         R4, R4, #1
                                             ; i=i+1
loc_4C4
                CMP
                         R4, #20
                                             ; i<20?
                BLT
                         loc_4B0
                                             ; yes, run loop body again
                MOV
                         RO, #0
                                             ; value to return
                ADD
                         SP, SP, #0x50
                                             ; deallocate place for 20 int variables
                LDMFD
                         SP!, {R4,PC}
```

int type requires 32 bits for storage, or 4 bytes, so for storage of 20 int variables, 80 (0x50) bytes are needed, so that is why "SUB SP, SP, #0x50" instruction in function epilogue allocates exactly this amount of space in local stack.

In both first and second loops, i loop iterator will be placed in the R4 register.

A number to be written into array, is calculating as i\*2 which is effectively equivalent to shifting left by one bit, so "MOV RO, R4,LSL#1" instruction do this.

"STR RO, [SP,R4,LSL#2]" writes RO contents into array. Here is how a pointer to array element is to be calculated: SP pointing to array begin, R4 is i. So shift i left by 2 bits, that is effectively equivalent to multiplication by 4 (since each array element has size of 4 bytes) and add it to address of array begin.

The second loop has inverse 'LDR R2, [SP,R4,LSL#2]'', instruction, it loads from array value we need, and the pointer to it is calculated likewise.

#### ARM + Optimizing Keil + thumb mode

```
main
                 PUSH
                         \{R4,R5,LR\}
                 SUB
                         SP, SP, #0x54
                                          ; allocate place for 20 int variables + one more variable
; first loop
                         RO, #0
                 MOVS
                                          ; i
                 VOM
                         R5, SP
                                          ; pointer to first array element
loc_1CE
                 LSLS
                         R1, R0, #1
                                          ; R1=i<<1 (same as i*2)
                         R2, R0, #2
                 LSLS
                                          ; R2=i<<2 (same as i*4)
                 ADDS
                         RO, RO, #1
                                          ; i=i+1
                 CMP
                         RO, #20
                                          ; i<20?
                         R1, [R5,R2]
                 STR
                                          ; store R1 to *(R5+R2) (same R5+i*4)
                 BLT
                         loc_1CE
                                          ; yes, i<20, run loop body again
; second loop
                 MOVS
                         R4, #0
                                          ; i=0
loc_1DC
                LSLS
                         RO, R4, #2
                                          ; R0=i << 2 \text{ (same as } i*4)
                         R2, [R5,R0]
                                          ; load from *(R5+R0) (same as R5+i*4)
                 LDR
                         R1. R4
                 MOVS
                 ADR
                         RO, aADD
                                          ; a[%d]=%d\n''
                 RI.
                         __2printf
                 ADDS
                         R4, R4, #1
                                          ; i=i+1
                 CMP
                         R4, #20
                                          ; i<20?
                 BLT
                         loc_1DC
                                          ; yes, i<20, run loop body again
                 MOVS
                         RO, #0
                                          ; value to return
                         SP, SP, #0x54
                 ADD
                                          ; deallocate place for 20 int variables + one more
    variable
                 POP
                         {R4,R5,PC}
```

Thumb code is very similar. Thumb mode has special instructions for bit shifting (like LSLS), which calculates value to be written into array and address of each element in array as well.

Compiler allocates slightly more space in local stack, however, last 4 bytes are not used.

## 1.14.2 Buffer overflow

So, array indexing is just *array*[index]. If you study generated code closely, you'll probably note missing index bounds checking, which could check index, *if it is less than 20*. What if index will be greater than 20? That's the one C/C++ feature it is often blamed for.

Here is a code successfully compiling and working:

```
#include <stdio.h>
int main()
{
    int a[20];
    int i;
    for (i=0; i<20; i++)
        a[i]=i*2;
    printf ("a[100]=%d\n", a[100]);
    return 0;
};</pre>
```

Compilation results (MSVC 2010):

```
SEGMENT
_TEXT
_{i} = -84
                                  ; size = 4
a = -80
                                  ; size = 80
_main
           PROC
    push
           ebp
           ebp, esp
    mov
                              ; 0000054H
           esp, 84
    sub
           DWORD PTR _i$[ebp], 0
    mov
           SHORT $LN3@main
    jmp
$LN2@main:
    mov
           eax, DWORD PTR _i$[ebp]
    add
           eax, 1
           DWORD PTR _i$[ebp], eax
    mov
$LN3@main:
           DWORD PTR _i$[ebp], 20; 00000014H
    cmp
           SHORT $LN1@main
    jge
           ecx, DWORD PTR _i$[ebp]
    mov
    shl
           ecx, 1
    mov
           edx, DWORD PTR _i$[ebp]
           DWORD PTR _a$[ebp+edx*4], ecx
    mov
           SHORT $LN2@main
    jmp
$LN1@main:
           eax, DWORD PTR _a$[ebp+400]
   mov
    push
    push
           OFFSET $SG2460
    call
           _printf
    add
           esp, 8
    xor
           eax, eax
    mov
           esp, ebp
   pop
           ebp
           0
   ret.
           ENDP
main
```

I'm running it, and I got:

```
a[100]=760826203
```

It is just something, occasionally lying in the stack near to array, 400 bytes from its first element.

Indeed, how it could be done differently? Compiler may generate some additional code for checking index value to be always in array's bound (like in higher-level programming languages<sup>89</sup>) but this makes running code slower.

OK, we read some values from the stack *illegally* but what if we could write something to it? Here is what we will write:

```
#include <stdio.h>
int main()
{
    int a[20];
    int i;
    for (i=0; i<30; i++)
        a[i]=i;
    return 0;
};</pre>
```

And what we've got:

<sup>&</sup>lt;sup>89</sup> Java, Python, etc

```
a = -80
                           ; size = 80
_{\mathtt{main}}
        PROC
push
        ebp
mov
        ebp, esp
                                      ; 00000054H
        esp, 84
        DWORD PTR _i$[ebp], 0
mov
        SHORT $LN3@main
jmp
$LN2@main:
        eax, DWORD PTR _i$[ebp]
mov
add
        eax, 1
        DWORD PTR _i$[ebp], eax
mov
$LN3@main:
cmp
        DWORD PTR _i$[ebp], 30
                                       ; 000001eH
        SHORT $LN1@main
jge
        ecx, DWORD PTR _i$[ebp]
mov
        edx, DWORD PTR _i$[ebp]
                                        ; that instruction is obviously redundant
mov
        DWORD PTR _a$[ebp+ecx*4], edx; ECX could be used as second operand here instead
mov
        SHORT $LN2@main
qmp
$LN1@main:
xor
        eax, eax
        esp, ebp
mov
pop
        ebp
ret
        0
        ENDP
_{\mathtt{main}}
```

Run compiled program and its crashing. No wonder. Let's see, where exactly it is crashing.

I'm not using debugger anymore since I tried to run it each time, move mouse, etc, when I need just to spot a register's state at the specific point. That's why I wrote very minimalistic tool for myself, *tracer* <sup>6.0.5</sup>, which is enough for my tasks.

I can also use it just to see, where debuggee is crashed. So let's see:

```
generic tracer 0.4 (WIN32), http://conus.info/gt

New process: C:\PRJ\...\1.exe, PID=7988

EXCEPTION_ACCESS_VIOLATION: 0x15 (<symbol (0x15) is in unknown module>), ExceptionInformation
      [0]=8

EAX=0x000000000 EBX=0x7EFDE000 ECX=0x0000001D EDX=0x00000001D

ESI=0x000000000 EDI=0x000000000 EBP=0x00000014 ESP=0x0018FF48

EIP=0x00000015

FLAGS=PF ZF IF RF
PID=7988|Process exit, return code -1073740791
```

Now please keep your eyes on registers.

Exception occurred at address 0x15. It is not legal address for code —at least for win32 code! We trapped there somehow against our will. It is also interesting fact the EBP register contain 0x14, ECX and EDX —0x1D.

Let's study stack layout more.

After control flow was passed into main(), the value in the EBP register was saved on the stack. Then, 84 bytes was allocated for array and i variable. That's (20+1)\*sizeof(int). The ESP pointing now to the \_i variable in the local stack and after execution of next PUSH something, something will be appeared next to \_i.

That's stack layout while control is inside main():

ES	SP	4 bytes for <i>i</i>			
ES	SP+4	80 bytes for a [20] array			
ES	SP+84	saved EBP value			
ES	SP+88	returning address			

Instruction a [19] = something writes last *int* in array bounds (in bounds so far!)

Instruction a [20] = something writes something to the place where value from the EBP is saved.

Please take a look at registers state at the crash moment. In our case, number 20 was written to 20th element. By the function ending, function epilogue restores original EBP value. (20 in decimal system is 0x14 in hexadecimal). Then, RET instruction was executed, which is effectively equivalent to POP EIP instruction.

RET instruction taking returning address from the stack (that is the address inside of CRT), which was called main()), and 21 was stored there (0x15 in hexadecimal). The CPU trapped at the address 0x15, but there is no executable code, so exception was raised.

Welcome! It is called buffer overflow<sup>90</sup>.

Replace *int* array by string (*char* array), create a long string deliberately, and pass it to the program, to the function which is not checking string length and copies it to short buffer, and you'll able to point to a program an address to which it must jump. Not that simple in reality, but that is how it was emerged <sup>91</sup>

Let's try the same code in GCC 4.4.1. We got:

```
public main
main
                 proc near
                 = dword ptr -54h
a
i
                 = dword ptr -4
                 push
                          ebp
                         ebp, esp
                 mov
                 sub
                         esp, 60h
                 mov
                          [ebp+i], 0
                         short loc_80483D1
                 jmp
loc_80483C3:
                          eax, [ebp+i]
                 mov
                 mov
                          edx, [ebp+i]
                 mov
                          [ebp+eax*4+a], edx
                          [ebp+i], 1
                 add
loc_80483D1:
                          [ebp+i], 1Dh
                 cmp
                          short loc_80483C3
                 jle
                 mov
                          eax, 0
                 leave
                 retn
main
                 endp
```

Running this in Linux will produce: Segmentation fault. If we run this in GDB debugger, we getting this:

```
(gdb) r
Starting program: /home/dennis/RE/1
Program received signal SIGSEGV, Segmentation fault.
0x00000016 in ?? ()
(gdb) info registers
                0x0
                          0
eax
ecx
                0xd2f96388
                                  -755407992
edx
                0x1d
                          29
                0x26eff4 2551796
ebx
                0xbffff4b0
                                  0xbfffff4b0
esp
ebp
                0x15
                         0x15
esi
                0x0
                         0
edi
                0x0
                0x16
                         0x16
eip
                0x10202 [ IF RF ]
eflags
                0x73
                         115
cs
SS
                0x7b
                         123
                         123
ds
                0x7b
                          123
es
                0x7b
fs
                0x0
                          0
                0x33
                          51
gs
(gdb)
```

Register values are slightly different then in win32 example since stack layout is slightly different too.

 $<sup>^{90}</sup> http://en.wikipedia.org/wiki/Stack\_buffer\_overflow$ 

<sup>&</sup>lt;sup>91</sup>Classic article about it: [19].

## 1.14.3 Buffer overflow protection methods

There are several methods to protect against it, regardless of C/C++ programmers' negligence. MSVC has options like<sup>92</sup>:

```
/RTCs Stack Frame runtime checking
/GZ Enable stack checks (/RTCs)
```

One of the methods is to write random value among local variables to stack at function prologue and to check it in function epilogue before function exiting. And if value is not the same, do not execute last instruction RET, but halt (or hang). Process will hang, but that is much better then remote attack to your host.

This random value is called "canary" sometimes, it is related to miner's canary<sup>93</sup>, they were used by miners in these days, in order to detect poisonous gases quickly. Canaries are very sensetive to mine gases, they become very agitated in case of danger, or even dead.

If to compile our very simple array example (1.14.1) in MSVC with RTC1 and RTCs option, you will see call to @\_RTC\_CheckStackVars@8 function at the function end, checking "canary" correctness.

Let's see how GCC handles this. Let's take alloca() (1.2.2) example:

```
#include <malloc.h>
#include <stdio.h>

void f()
{
    char *buf=(char*)alloca (600);
    _snprintf (buf, 600, "hi! %d, %d\n", 1, 2, 3);

    puts (buf);
};
```

By default, without any additional options, GCC 4.7.3 will insert "canary" check into code:

#### Listing 1.59: GCC 4.7.3

```
.LCO:
        .string "hi! %d, %d, %d\n"
f:
                 ebp
        push
        mov
                 ebp, esp
                 ebx
        push
                 esp, 676
        sub
        lea
                 ebx, [esp+39]
                 ebx, -16
        and
                 DWORD PTR [esp+20], 3
        mov
                 DWORD PTR [esp+16], 2
        mov
                 DWORD PTR [esp+12], 1
        mov
                 DWORD PTR [esp+8], OFFSET FLAT:.LCO; "hi! %d, %d, %d\n"
        mov
                 DWORD PTR [esp+4], 600
        mov
                 DWORD PTR [esp], ebx
        mov
                 eax, DWORD PTR gs:20
        mov
                                                        ; canary
                 DWORD PTR [ebp-12], eax
        mov
        xor
                 eax, eax
                 _snprintf
        call
                 DWORD PTR [esp], ebx
        mov
        call
                 eax, DWORD PTR [ebp-12]
        mov
                 eax, DWORD PTR gs:20
        xor
                                                        ; canary
        jne
        mov
                 ebx, DWORD PTR [ebp-4]
        leave
        ret
.L5:
        call
                 __stack_chk_fail
```

<sup>92</sup> Wikipedia: compiler-side buffer overflow protection methods

<sup>93</sup> Wikipedia: Miner's canary

Random value is located in gs:20. It is to be written on the stack and then, at the function end, value in the stack is compared with correct "canary" in gs:20. If values are not equal to each other, \_\_stack\_chk\_fail function will be called and we will see something like that in console (Ubuntu 13.04 x86):

```
*** buffer overflow detected ***: ./2_1 terminated
====== Backtrace: ======
/lib/i386-linux-gnu/libc.so.6(__fortify_fail+0x63)[0xb7699bc3]
/lib/i386-linux-gnu/libc.so.6(+0x10593a)[0xb769893a]
/lib/i386-linux-gnu/libc.so.6(+0x105008)[0xb7698008]
/lib/i386-linux-gnu/libc.so.6(_IO_default_xsputn+0x8c)[0xb7606e5c]
/lib/i386-linux-gnu/libc.so.6(_IO_vfprintf+0x165)[0xb75d7a45]
/lib/i386-linux-gnu/libc.so.6(__vsprintf_chk+0xc9)[0xb76980d9]
/lib/i386-linux-gnu/libc.so.6(_sprintf_chk+0x2f)[0xb7697fef]
./2_1[0x8048404]
/lib/i386-linux-gnu/libc.so.6(__libc_start_main+0xf5)[0xb75ac935]
===== Memory map: ======
08048000-08049000 r-xp 00000000 08:01 2097586
                                                 /home/dennis/2_1
08049000-0804a000 r--p 00000000 08:01 2097586
                                                 /home/dennis/2_1
0804a000-0804b000 rw-p 00001000 08:01 2097586
                                                 /home/dennis/2_1
094d1000-094f2000 rw-p 00000000 00:00 0
                                                  [heap]
b7560000-b757b000 r-xp 00000000 08:01 1048602
                                                 /lib/i386-linux-gnu/libgcc_s.so.1
b757b000-b757c000 r--p 0001a000 08:01 1048602
                                                 /lib/i386-linux-gnu/libgcc_s.so.1
b757c000-b757d000 rw-p 0001b000 08:01 1048602
                                                 /lib/i386-linux-gnu/libgcc_s.so.1
b7592000-b7593000 rw-p 00000000 00:00 0
b7593000-b7740000 r-xp 00000000 08:01 1050781
                                                 /lib/i386-linux-gnu/libc-2.17.so
b7740000-b7742000 r--p 001ad000 08:01 1050781
                                                 /lib/i386-linux-gnu/libc-2.17.so
b7742000-b7743000 rw-p 001af000 08:01 1050781
                                                 /lib/i386-linux-gnu/libc-2.17.so
b7743000-b7746000 rw-p 00000000 00:00 0
b775a000-b775d000 rw-p 00000000 00:00 0
b775d000-b775e000 r-xp 00000000 00:00 0
                                                  [vdso]
b775e000-b777e000 r-xp 00000000 08:01 1050794
                                                 /lib/i386-linux-gnu/ld-2.17.so
b777e000-b777f000 r--p 0001f000 08:01 1050794
                                                 /lib/i386-linux-gnu/ld-2.17.so
b777f000-b7780000 rw-p 00020000 08:01 1050794
                                                 /lib/i386-linux-gnu/ld-2.17.so
bff35000-bff56000 rw-p 00000000 00:00 0
                                                  [stack]
Aborted (core dumped)
```

gs—is so called segment register, these registers were used widely in MS-DOS and DOS-extenders times. Today, its function is different. If to say briefly, the gs register in Linux is always pointing to the TLS (3.6) —various information specific to thread is stored there (by the way, in win32 environment, the fs register plays the same role, it pointing to TIB<sup>94</sup> 95).

More information can be found in Linux source codes (at least in 3.11 version), in *arch/x86/include/asm/stackprotector.h* file this variable is described in comments.

### Optimizing Xcode (LLVM) + thumb-2 mode

Let's back to our simple array example (1.14.1), again, now we can see how LLVM will check "canary" correctness:

```
_{\mathtt{main}}
var_64
                  = -0x64
var_60
                 = -0x60
                 = -0x5C
var_5C
                 = -0x58
var_58
var_54
                 = -0x54
var_50
                  = -0x50
var_4C
                  = -0x4C
                  = -0x48
var_48
var_44
                  = -0x44
var_40
                  = -0x40
var_3C
                  = -0x3C
var_38
                 = -0x38
```

<sup>&</sup>lt;sup>94</sup>Thread Information Block

<sup>95</sup> https://en.wikipedia.org/wiki/Win32\_Thread\_Information\_Block

```
var_34
                = -0x34
var_30
                = -0x30
var_2C
                = -0x2C
                = -0x28
var_28
var_24
                = -0x24
                = -0x20
var_20
                = -0x1C
var_1C
var_18
                = -0x18
canary
                = -0x14
                 = -0x10
var_10
                 PUSH
                                 \{R4-R7,LR\}
                                 R7, SP, #0xC
                 ADD
                 STR.W
                                 R8, [SP,#0xC+var_10]!
                                 SP, SP, #0x54
                 SUB
                                 RO, #aObjc_methtype; "objc_methtype"
                 MVVOM
                 MOVS
                                 R2, #0
                                 RO, #0
                 MOVT.W
                 MOVS
                                 R5, #0
                                 RO, PC
                 ADD
                 LDR.W
                                 R8, [R0]
                 LDR.W
                                 RO, [R8]
                                 RO, [SP, #0x64+canary]
                 STR
                 MOVS
                                 RO, #2
                                 R2, [SP,#0x64+var_64]
                 STR
                                 RO, [SP,#0x64+var_60]
                 STR
                                 RO, #4
                 MOVS
                                 RO, [SP,#0x64+var_5C]
                 STR
                 MOVS
                                 RO, #6
                 STR
                                 RO, [SP,#0x64+var_58]
                                 RO, #8
                 MOVS
                                 RO, [SP,#0x64+var_54]
                 STR
                 MOVS
                                 RO, #OxA
                                 RO, [SP,#0x64+var_50]
                 STR
                                 RO, #0xC
                 MOVS
                                 RO, [SP,#0x64+var_4C]
                 STR
                                 RO, #0xE
                 MOVS
                                 RO, [SP,#0x64+var_48]
                 STR
                 MOVS
                                 RO, #0x10
                 STR
                                 RO, [SP,#0x64+var_44]
                                 RO, #0x12
                 MOVS
                                 RO, [SP,#0x64+var_40]
                 STR
                                 RO, #0x14
                 MOVS
                 STR
                                 RO, [SP,#0x64+var_3C]
                 MOVS
                                 RO, #0x16
                                 RO, [SP,#0x64+var_38]
                 STR
                                 RO, #0x18
                 MOVS
                                 RO, [SP,#0x64+var_34]
                 STR
                                 RO, #0x1A
                 MOVS
                                 RO, [SP,#0x64+var_30]
                STR
                                 RO, #0x1C
                 MOVS
                                 RO, [SP,#0x64+var_2C]
                 STR
                 MOVS
                                 RO, #0x1E
                 STR
                                 RO, [SP,#0x64+var_28]
                 MOVS
                                 RO, #0x20
                 STR
                                 RO, [SP,#0x64+var_24]
                 MOVS
                                 RO, #0x22
                                 RO, [SP,#0x64+var_20]
                 STR
                                 RO, #0x24
                 MOVS
                                 RO, [SP,#0x64+var_1C]
                 STR
                                 RO, #0x26
                 MOVS
```

```
STR
                                  RO, [SP,#0x64+var_18]
                 MOV
                                  R4, OxFDA; "a[%d]=%d\n"
                 MOV
                                  RO, SP
                                  R6, R0, #4
                 ADDS
                                  R4, PC
                 ADD
                                  loc_2F1C
; second loop begin
loc_2F14
                                  RO, R5, #1
                 ADDS
                 LDR.W
                                  R2, [R6,R5,LSL#2]
                 MOV
                                  R5, R0
loc_2F1C
                                  RO, R4
                 MOV
                 VOM
                                  R1, R5
                 BLX
                                  _printf
                 CMP
                                  R5, #0x13
                                  loc_2F14
                 BNE
                                  RO, [R8]
                 LDR.W
                                  R1, [SP,#0x64+canary]
                 LDR
                 CMP
                                  RO, R1
                 ITTTT EQ
                                              ; canary still correct?
                                  RO, #0
                 MOVEQ
                                  SP, SP, #0x54
                 ADDEQ
                                  R8, [SP+0x64+var_64],#4
                 LDREQ.W
                 POPEQ
                                  \{R4-R7,PC\}
                 BLX
                                  ___stack_chk_fail
```

First of all, as we see, LLVM made loop "unrolled" and all values are written into array one-by-one, already calculated since LLVM concluded it will be faster. By the way, ARM mode instructions may help to do this even faster, and finding this way could be your homework.

At the function end wee see "canaries" comparison —that laying in local stack and correct one, to which the R8 register pointing. If they are equal to each other, 4-instruction block is triggered by "ITTT EQ", it is writing 0 into R0, function epilogue and exit. If "canaries" are not equal, block will not be triggered, and jump to \_\_\_stack\_chk\_fail function will be occurred, which, as I suppose, will halt execution.

#### 1.14.4 One more word about arrays

Now we understand, why it is not possible to write something like that in C/C++ code <sup>96</sup>:

```
void f(int size)
{
   int a[size];
...
};
```

That's just because compiler must know exact array size to allocate space for it in local stack layout or in data segment (in case of global variable) on compiling stage.

If you need array of arbitrary size, allocate it by malloc(), then access allocated memory block as array of variables of type you need. Or use C99 standard feature [13, 6.7.5/2], but it will be looks like alloca() (1.2.2) internally.

## 1.14.5 Multidimensional arrays

Internally, multidimensional array is essentially the same thing as linear array.

Since computer memory in linear, it is one-dimensional array. But this one-dimensional array can be easily represented as multidimensional for convenience.

For example, that is how a[3][4] array elements will be placed in one-dimensional array of 12 cells:

<sup>96</sup> However, it is possible in C99 standard [13, 6.7.5/2]: GCC is actually do this by allocating array dynammically on the stack (like alloca() (1.2.2))

[0][0]
[0][1]
[0][2]
[0][3]
[1][0]
[1][1]
[1][2]
[1][3]
[2][0]
[2][1]
[2][2]
[2][3]

That is how two-dimensional array with one-dimensional (memory) array index numbers can be represented:

0	1	2	3	
4	5	6	7	
8	9	10	11	

So, in order to address elements we need, first multiply first index by 4 (matrix width) and then add second index. That's called *row-major order*, and this method of arrays and matrices representation is used in at least in C/C++, Python. *row-major order* term in plain English language means: "first, write elements of first row, then second row ... and finally elements of last row".

Another method of representation called *column-major order* (array indices used in reverse order) and it is used at least in FORTRAN, MATLAB, R. *column-major order* term in plain English language means: "first, write elements of first column, then second column... and finally elements of last column".

Same thing about multidimensional arrays.

Let's see:

Listing 1.60: simple example

```
#include <stdio.h>
int a[10][20][30];

void insert(int x, int y, int z, int value)
{
          a[x][y][z]=value;
};
```

#### x86

We got (MSVC 2010):

Listing 1.61: MSVC 2010

```
_DATA
         SEGMENT
COMM
         _a:DWORD:01770H
DATA
         ENDS
PUBLIC
         _insert
_TEXT
         SEGMENT
_x = 8
                        ; size = 4
_{y} = 12
                         ; size = 4
_z = 16
                        ; size = 4
_value$ = 20
                        ; size = 4
           PROC
_insert
    push
           ebp
    mov
           ebp, esp
           eax, DWORD PTR _x$[ebp]
    mov
           eax, 2400
                                         ; eax=600*4*x
    imul
           ecx, DWORD PTR _y$[ebp]
    mov
    imul
                                         ; ecx=30*4*y
    lea
           edx, DWORD PTR _a[eax+ecx]
                                         ; edx=a + 600*4*x + 30*4*y
```

```
mov eax, DWORD PTR _z$[ebp]
mov ecx, DWORD PTR _value$[ebp]
mov DWORD PTR [edx+eax*4], ecx ; *(edx+z*4)=value
pop ebp
ret 0
_insert ENDP
_TEXT ENDS
```

Nothing special. For index calculation, three input arguments are multiplying by formula  $address = 600 \cdot 4 \cdot x + 30 \cdot 4 \cdot y + 4z$  to represent array as multidimensional. Do not forget the *int* type is 32-bit (4 bytes), so all coefficients must be multiplied by 4.

Listing 1.62: GCC 4.4.1

```
public insert
                proc near
insert
X
                = dword ptr
                = dword ptr
                             0Ch
У
                = dword ptr
                             10h
z
value
                = dword ptr
                             14h
                push
                         ebp
                         ebp, esp
                mov
                push
                         ebx
                mov
                         ebx, [ebp+x]
                         eax, [ebp+y]
                mov
                         ecx, [ebp+z]
                mov
                lea
                        edx, [eax+eax]
                                                      ; edx=y*2
                        eax, edx
                                                      ; eax=y*2
                mov
                                                      ; eax=(y*2)<<4 = y*2*16 = y*32
                        eax, 4
                shl
                         eax, edx
                                                      ; eax=y*32 - y*2=y*30
                sub
                                                      ; edx=x*600
                imul
                         edx, ebx, 600
                                                      ; eax=eax+edx=y*30 + x*600
                add
                         eax, edx
                         edx, [eax+ecx]
                                                      ; edx=y*30 + x*600 + z
                lea
                         eax, [ebp+value]
                mov
                         dword ptr ds:a[edx*4], eax ; *(a+edx*4)=value
                mov
                         ebx
                pop
                         ebp
                pop
                retn
insert
                endp
```

GCC compiler does it differently. For one of operations calculating (30y), GCC produced a code without multiplication instruction. This is how it done:  $(y+y) \ll 4 - (y+y) = (2y) \ll 4 - 2y = 2 \cdot 16 \cdot y - 2y = 32y - 2y = 30y$ . Thus, for 30y calculation, only one addition operation used, one bitwise shift operation and one subtraction operation. That works faster.

## ARM + Non-optimizing Xcode (LLVM) + thumb mode

Listing 1.63: Non-optimizing Xcode (LLVM) + thumb mode

```
_insert
                 = -0x10
value
                 = -0xC
z
                 = -8
У
x
                 = -4
                 SUB
                                  SP, SP, #0x10; allocate place in local stack for 4 int values
                 MOV
                                  R9, 0xFC2; a
                 ADD
                                  R9, PC
                                  R9, [R9]
                 LDR.W
                 STR
                                  RO, [SP, \#0x10+x]
                 STR
                                  R1, [SP, \#0x10+y]
```

STR	R2,	[SP,#0x10+z]
STR	R3,	[SP,#0x10+value]
LDR	RO,	[SP,#0x10+value]
LDR	R1,	[SP,#0x10+z]
LDR	R2,	[SP,#0x10+y]
LDR	R3,	[SP,#0x10+x]
MOV	R12,	, 2400
MUL.	W R3,	R3, R12
ADD	R3,	R9
MOV	R9,	120
MUL.	W R2,	R2, R9
ADD	R2,	R3
LSLS	R1,	R1, #2; R1=R1<<2
ADD	R1,	R2
STR	RO,	[R1] ; R1 - address of array element
ADD	SP,	SP, #0x10; deallocate place in local stack for 4 int values
ВХ	LR	

Non-optimizing LLVM saves all variables in local stack, however, it is redundant. Address of array element is calculated by formula we already figured out.

## ARM + Optimizing Xcode (LLVM) + thumb mode

Listing 1.64: Optimizing Xcode (LLVM) + thumb mode

```
insert
MOVW
                R9, #0x10FC
MOV.W
                R12, #2400
MOVT.W
                R9, #0
RSB.W
                R1, R1, R1, LSL#4 ; R1 - y. R1=y << 4 - y = y*16 - y = y*15
                R9, PC
ADD
                                   ; R9 = pointer to a array
                R9, [R9]
LDR.W
MLA.W
                RO, RO, R12, R9
                                   ; R0 - x, R12 - 2400, R9 - pointer to a. R0=x*2400 + ptr to a
ADD.W
                RO, RO, R1,LSL#3; RO = RO+R1<3 = RO+R1*8 = x*2400 + ptr to a + y*15*8 =
                                   ; ptr to a + y*30*4 + x*600*4
STR.W
                R3, [R0,R2,LSL\#2]; R2 - z, R3 - value. address=R0+z*4 =
                                   ; ptr to a + y*30*4 + x*600*4 + z*4
BX
                LR
```

Here is used tricks for replacing multiplication by shift, addition and subtraction we already considered.

Here we also see new instruction for us: RSB (*Reverse Subtract*). It works just as SUB, but swapping operands with each other. Why? SUB, RSB, are those instructions, to the second operand of which shift coefficient may be applied: (LSL#4). But this coefficient may be applied only to second operand. That's fine for commutative operations like addition or multiplication, operands may be swapped there without result affecting. But subtraction is non-commutative operation, so, for these cases, RSB exist.

"LDR.W R9, [R9]" works like LEA (11.5.6) in x86, but here it does nothing, it is redundant. Apparently, compiler not optimized it.

## 1.15 Bit fields

A lot of functions defining input flags in arguments using bit fields. Of course, it could be substituted by *bool*-typed variables set, but it is not frugally.

## 1.15.1 Specific bit checking

x86

Win32 API example:

```
HANDLE fh;
```

```
fh=CreateFile ("file", GENERIC_WRITE | GENERIC_READ, FILE_SHARE_READ, NULL, OPEN_ALWAYS, FILE_ATTRIBUTE_NORMAL, NULL);
```

We got (MSVC 2010):

#### Listing 1.65: MSVC 2010

```
push
        128
                                                  ; 00000080H
push
        4
push
        0
push
push
        1
                                                  ; c000000H
push
        -1073741824
        OFFSET $SG78813
push
        DWORD PTR __imp__CreateFileA@28
call
        DWORD PTR _fh$[ebp], eax
```

Let's take a look into WinNT.h:

## Listing 1.66: WinNT.h

#define	GENERIC_READ	(0x8000000L)
#define	GENERIC_WRITE	(0x4000000L)
#define	GENERIC_EXECUTE	(0x20000000L)
#define	GENERIC_ALL	(0x10000000L)
i		

Everything is clear, GENERIC\_READ | GENERIC\_WRITE = 0x800000000 | 0x400000000 = 0xC00000000, and that is value is used as the second argument for CreateFile()<sup>97</sup> function.

How CreateFile() will check flags?

Let's take a look into KERNEL32.DLL in Windows XP SP3 x86 and we'll find this fragment of code in the function CreateFileW:

#### Listing 1.67: KERNEL32.DLL (Windows XP SP3 x86)

.text:7C83D429	test	byte ptr [ebp+dwDesiredAccess+3], 40h
.text:7C83D42D	mov	[ebp+var_8], 1
.text:7C83D434	jz	short loc_7C83D417
.text:7C83D436	jmp	loc_7C810817

and checks it for 0x40 flag (meaning GENERIC\_WRITE flag here)

TEST is merely the same instruction as AND, but without result saving (recall the fact CMP instruction is merely the same

Here we see TEST instruction, it takes, however, not the whole second argument, but only most significant byte (ebp+dwDesiredAcc

as SUB, but without result saving (1.4.5)).

This fragment of code logic is as follows:

```
if ((dwDesiredAccess&0x40000000) == 0) goto loc_7C83D417
```

If AND instruction leaving this bit, ZF flag is to be cleared and JZ conditional jump will not be triggered. Conditional jump will be triggered only if 0x40000000 bit is absent in the dwDesiredAccess variable—then AND result will be 0, ZF flag will be set and conditional jump is to be triggered.

Let's try GCC 4.4.1 and Linux:

```
#include <stdio.h>
#include <fcntl.h>

void main()
{
    int handle;
    handle=open ("file", O_RDWR | O_CREAT);
};
```

We got:

<sup>&</sup>lt;sup>97</sup>MSDN: CreateFile function

## Listing 1.68: GCC 4.4.1

```
public main
main
                 proc near
var_20
                 = dword ptr -20h
var_1C
                 = dword ptr -1Ch
var_4
                 = dword ptr -4
                push
                         ebp
                         ebp, esp
                 mov
                         esp, OFFFFFFOh
                 and
                         esp, 20h
                 sub
                 mov
                         [esp+20h+var_1C], 42h
                         [esp+20h+var_20], offset aFile; "file"
                 mov
                 call
                         [esp+20h+var_4], eax
                 mov
                 leave
                 retn
main
                 endp
```

Let's take a look into open() function in the libc.so.6 library, but there is only syscall calling:

#### Listing 1.69: open() (libc.so.6)

.text:000BE69B .text:000BE69F .text:000BE6A3	mov mov mov	edx, [esp+4+mode]; mode ecx, [esp+4+flags]; flags ebx, [esp+4+filename]; filename
.text:000BE6A7	mov	eax, 5
.text:000BE6AC	int	80h ; LINUX - sys_open

So, open() bit fields apparently checked somewhere in Linux kernel.

Of course, it is easily to download both Glibc and Linux kernel source code, but we are interesting to understand the matter without it.

So, as of Linux 2.6, when sys\_open syscall is called, control eventually passed into do\_sys\_open kernel function. From there —to the do\_filp\_open() function (this function located in kernel source tree in the file fs/namei.c).

N.B. Aside from common passing arguments via stack, there is also a method of passing some of them via registers. This is also called fastcall (3.4.3). This works faster since CPU not needed to access a stack in memory to read argument values. GCC has option  $regparm^{98}$ , and it is possible to set a number of arguments which might be passed via registers.

Linux 2.6 kernel compiled with -mregparm=3 option 99 100.

What it means to us, the first 3 arguments will be passed via EAX, EDX and ECX registers, the rest ones via stack. Of course, if arguments number is less than 3, only part of registers are to be used.

So, let's download Linux Kernel 2.6.31, compile it in Ubuntu: make vmlinux, open it in IDA, find the do\_filp\_open() function. At the beginning, we will see (comments are mine):

Listing 1.70: do\_filp\_open() (linux kernel 2.6.31)

```
do_filp_open
                 proc near
. . .
                 push
                         ebp
                 mov
                         ebp, esp
                         edi
                 push
                 push
                          esi
                 push
                          ebx
                         ebx, ecx
                 mov
                         ebx, 1
                 add
                 sub
                         esp, 98h
                 mov
                         esi, [ebp+arg_4]; acc_mode (5th arg)
                         bl, 3
                 test
                          [ebp+var_80], eax; dfd (1th arg)
                 mov
                          [ebp+var_7C], edx; pathname (2th arg)
```

<sup>98</sup>http://ohse.de/uwe/articles/gcc-attributes.html#func-regparm

<sup>99</sup>http://kernelnewbies.org/Linux\_2\_6\_20#head-042c62f290834eb1fe0a1942bbf5bb9a4accbc8f

 $<sup>^{100}\</sup>mbox{See}$  also arch\x86\include\asm\calling.h file in kernel tree

```
mov [ebp+var_78], ecx; open_flag (3th arg)
jnz short loc_C01EF684
mov ebx, ecx; ebx <- open_flag</pre>
```

GCC saves first 3 arguments values in local stack. Otherwise, if compiler would not touch these registers, it would be too tight environment for compiler's register allocator.

Let's find this fragment of code:

Listing 1.71: do\_filp\_open() (linux kernel 2.6.31)

```
loc_C01EF6B4:
                                           ; CODE XREF: do_filp_open+4F
                                           ; O_CREAT
                 test
                         bl, 40h
                         loc_C01EF810
                 jnz
                         edi, ebx
                 mov
                         edi, 11h
                 shr
                 xor
                         edi, 1
                 and
                         edi, 1
                 test
                         ebx, 10000h
                         short loc_C01EF6D3
                 jz
                         edi, 2
                 or
```

0x40 —is what 0\_CREAT macro equals to. open\_flag checked for 0x40 bit presence, and if this bit is 1, next JNZ instruction is triggered.

#### **ARM**

O\_CREAT bit is checked differently in Linux kernel 3.8.0.

Listing 1.72: linux kernel 3.8.0

```
struct file *do_filp_open(int dfd, struct filename *pathname,
                const struct open_flags *op)
{
. . .
        filp = path_openat(dfd, pathname, &nd, op, flags | LOOKUP_RCU);
}
static struct file *path_openat(int dfd, struct filename *pathname,
                struct nameidata *nd, const struct open_flags *op, int flags)
{
. . .
        error = do_last(nd, &path, file, op, &opened, pathname);
}
static int do_last(struct nameidata *nd, struct path *path,
                   struct file *file, const struct open_flags *op,
                   int *opened, struct filename *name)
{
        if (!(open_flag & O_CREAT)) {
    . . .
                error = lookup_fast(nd, path, &inode);
        } else {
                error = complete_walk(nd);
        }
```

Here is how kernel compiled for ARM mode looks like in IDA:

## Listing 1.73: do\_last() (vmlinux)

```
MOV
                                                 R9, R3; R3 - (4th argument) open_flag
.text:C0169EA8
.text:C0169ED4
                                                 R6, [R9]; R6 - open_flag
                                LDR
.text:C0169F68
                                TST
                                                 R6, #0x40; jumptable C0169F00 default case
.text:C0169F6C
                                BNE
                                                 loc_C016A128
.text:C0169F70
                                LDR
                                                 R2, [R4,#0x10]
                                                 R12, R4, #8
.text:C0169F74
                                ADD
                                                 R3, [R4,#0xC]
.text:C0169F78
                                LDR
.text:C0169F7C
                                MOV
                                                 RO, R4
.text:C0169F80
                                STR
                                                 R12, [R11, #var_50]
.text:C0169F84
                                                 R3, [R2,R3]
                                LDRR
                                MOV
                                                 R2, R8
.text:C0169F88
.text:C0169F8C
                                CMP
                                                 R3, #0
.text:C0169F90
                                ORRNE
                                                 R1, R1, #3
.text:C0169F94
                                STRNE
                                                 R1, [R4,#0x24]
.text:C0169F98
                                ANDS
                                                 R3, R6, #0x200000
.text:C0169F9C
                                                 R1, R12
                                VOM
.text:C0169FA0
                                LDRNE
                                                 R3, [R4,#0x24]
.text:C0169FA4
                                                 R3, R3, #1
                                ANDNE
.text:C0169FA8
                                EORNE
                                                 R3, R3, #1
.text:C0169FAC
                                STR
                                                 R3, [R11, #var_54]
.text:C0169FB0
                                SUB
                                                 R3, R11, #-var_38
.text:C0169FB4
                                BL
                                                 lookup_fast
.text:C016A128 loc_C016A128
                                                          ; CODE XREF: do_last.isra.14+DC
.text:C016A128
                                MOV
                                                 RO, R4
.text:C016A12C
                                BL
                                                 complete_walk
. . .
```

TST is analogical to a TEST instruction in x86.

We can "spot" visually this code fragment by the fact the lookup\_fast() will be executed in one case and the complete\_walk() in another case. This is corresponding to the do\_last() function source code.

O\_CREAT macro is equals to 0x40 here too.

## 1.15.2 Specific bit setting/clearing

For example:

### x86

We got (MSVC 2010):

Listing 1.74: MSVC 2010

```
_rt$ = -4 ; size = 4
```

```
_a = 8
                  ; size = 4
_f PROC
    push
           ebp
    mov
           ebp, esp
   push
           ecx
           eax, DWORD PTR _a$[ebp]
   mov
           DWORD PTR _rt$[ebp], eax
   mov
           ecx, DWORD PTR _rt$[ebp]
   mov
           ecx, 16384
                                       ; 00004000H
    or
           DWORD PTR _rt$[ebp], ecx
   mov
           edx, DWORD PTR _rt$[ebp]
   mov
           edx, -513
                                      ; fffffdffH
    and
   mov
           DWORD PTR _rt$[ebp], edx
           eax, DWORD PTR _rt$[ebp]
   mov
           esp, ebp
   mov
           ebp
   pop
   ret
_f
  ENDP
```

OR instruction adds one more bit to value while ignoring the rest ones.

AND resetting one bit. It can be said, AND just copies all bits except one. Indeed, in the second AND operand only those bits are set, which are needed to be saved, except one bit we would not like to copy (which is 0 in bitmask). It is easier way to memorize the logic.

If we compile it in MSVC with optimization turned on (/0x), the code will be even shorter:

#### Listing 1.75: Optimizing MSVC

```
_a$ = 8 ; size = 4
_f PROC
    mov eax, DWORD PTR _a$[esp-4]
    and eax, -513 ; fffffdffH
    or eax, 16384 ; 00004000H
    ret 0
_f ENDP
```

Let's try GCC 4.4.1 without optimization:

Listing 1.76: Non-optimizing GCC

```
public f
f
                 proc near
var_4
                 = dword ptr -4
                 = dword ptr
arg_0
                 push
                          ebp
                          ebp, esp
                 mov
                 sub
                          esp, 10h
                          eax, [ebp+arg_0]
                 mov
                          [ebp+var_4], eax
                 mov
                          [ebp+var_4], 4000h
                 or
                          [ebp+var_4], OFFFFFDFFh
                 and
                          eax, [ebp+var_4]
                 leave
                 retn
f
                 endp
```

There is a redundant code present, however, it is shorter then MSVC version without optimization. Now let's try GCC with optimization turned on -03:

Listing 1.77: Optimizing GCC

```
public f
f proc near
```

```
arg_0
                 = dword ptr
                          ebp
                 push
                 mov
                          ebp, esp
                          eax, [ebp+arg_0]
                          ebp
                 pop
                          ah, 40h
                  or
                          ah, OFDh
                 and
                 retn
f
                  endp
```

That's shorter. It is worth noting the compiler works with the EAX register part via the AH register —that is the EAX register part from 8th to 15th bits inclusive.

7th (byte number)	6th			3rd	2nd	1st	0th	
	RAX <sup>x64</sup>							
EAX								
·							·Χ	
						AH	AL	

N.B. 16-bit CPU 8086 accumulator was named AX and consisted of two 8-bit halves —AL (lower byte) and AH (higher byte). In 80386 almost all registers were extended to 32-bit, accumulator was named EAX, but for the sake of compatibility, its *older parts* may be still accessed as AX/AH/AL registers.

Since all x86 CPUs are 16-bit 8086 CPU successors, these *older* 16-bit opcodes are shorter than newer 32-bit opcodes. That's why "or ah, 40h" instruction occupying only 3 bytes. It would be more logical way to emit here "or eax, 04000h" but that is 5 bytes, or even 6 (in case if register in first operand is not EAX).

It would be even shorter if to turn on -03 optimization flag and also set regparm=3.

Listing 1.78: Optimizing GCC

```
public f
f
                 proc near
                 push
                          ebp
                 or
                          ah, 40h
                 mov
                          ebp, esp
                          ah, OFDh
                 and
                          ebp
                 pop
                 retn
f
                 endp
```

Indeed —first argument is already loaded into EAX, so it is possible to work with it in-place. It is worth noting that both function prologue ('push ebp / mov ebp,esp'') and epilogue ('pop ebp'') can easily be omitted here, but GCC probably is not good enough for such code size optimizations. However, such short functions are better to be *inlined functions* (1.23).

#### ARM + Optimizing Keil + ARM mode

Listing 1.79: Optimizing Keil + ARM mode

02 OC CO E3 BIC	RO, RO, #0x200	
01 09 80 E3 ORR	RO, RO, #0x4000	
1E FF 2F E1 BX	LR	

BIC is "logical and", analogical to AND in x86. ORR is "logical or", analogical to OR in x86. So far, so easy.

## ARM + Optimizing Keil + thumb mode

Listing 1.80: Optimizing Keil + thumb mode

01 21 89 03 MOVS	R1, 0x4000
08 43 ORRS	RO, R1
49 11 ASRS	R1, R1, #5 ; generate 0x200 and place to R1
88 43 BICS	RO, R1
70 47 BX	LR

Apparently, Keil concludes the code in thumb mode, making 0x200 from 0x4000, will be more compact than code, writing 0x200 to arbitrary register.

So that is why, with the help of ASRS (arithmetic shift right), this value is calculating as  $0x4000 \gg 5$ .

#### ARM + Optimizing Xcode (LLVM) + ARM mode

Listing 1.81: Optimizing Xcode (LLVM) + ARM mode

42 OC CO E3 BIC	RO, RO, #0x4200	
01 09 80 E3 ORR	RO, RO, #0x4000	
1E FF 2F E1 BX	LR	

The code was generated by LLVM, in source code form, in fact, could be looks like:

```
REMOVE_BIT (rt, 0x4200);
SET_BIT (rt, 0x4000);
```

And it does exactly the same we need. But why 0x4200? Perhaps, that is the LLVM optimizer's artifact <sup>101</sup>. Probably, compiler's optimizer error, but generated code works correct anyway.

More about compiler's anomalies, read here (8.3).

For thumb mode, Optimizing Xcode (LLVM) generates likewise code.

#### 1.15.3 Shifts

Bit shifts in C/C++ are implemented via  $\ll$  and  $\gg$  operators.

Here is a simple example of function, calculating number of 1 bits in input variable:


```
#define IS_SET(flag, bit) ((flag) & (bit))

int f(unsigned int a)
{
   int i;
   int rt=0;

   for (i=0; i<32; i++)
       if (IS_SET (a, 1<<i))
        rt++;

   return rt;
};</pre>
```

In this loop, iteration count value i counting from 0 to  $31,1 \ll i$  statement will be counting from 1 to 0x80000000. Describing this operation in natural language, we would say  $shift\ 1$  by n bits left. In other words,  $1 \ll i$  statement will consequently produce all possible bit positions in 32-bit number. By the way, freed bit at right is always cleared. IS\_SET macro is checking bit presence in the a.



The IS\_SET macro is in fact logical and operation (AND) and it returns 0 if specific bit is absent there, or bit mask, if the bit is present. if() operator triggered in C/C++ if expression in it is not a zero, it might be even 123456, that is why it always working correctly.

#### x86

Let's compile (MSVC 2010):

 $<sup>^{101}\</sup>text{It}$  was LLVM build 2410.2.00 bundled with Apple Xcode 4.6.3

## Listing 1.82: MSVC 2010

```
; size = 4
_{rt} = -8
_{i} = -4
                      ; size = 4
_a$ = 8
                      ; size = 4
_f PROC
    push
           ebp
    mov
           ebp, esp
    sub
           esp, 8
    mov
           DWORD PTR _rt$[ebp], 0
           DWORD PTR _i$[ebp], 0
    mov
           SHORT $LN4@f
    jmp
$LN3@f:
           eax, DWORD PTR _i$[ebp]
    mov
                                       ; increment of 1
    add
           eax, 1
           DWORD PTR _i$[ebp], eax
    mov
$LN4@f:
                                       ; 00000020H
           DWORD PTR _i$[ebp], 32
    cmp
           SHORT $LN2@f
    jge
                                       ; loop finished?
    mov
           edx, 1
           ecx, DWORD PTR _i$[ebp]
    mov
    shl
           edx, cl
                                       ; EDX=EDX<<CL
           edx, DWORD PTR _a$[ebp]
    and
           SHORT $LN1@f
    jе
                                       ; result of AND instruction was 0?
                                       ; then skip next instructions
           eax, DWORD PTR _rt$[ebp]
                                       ; no, not zero
    mov
    add
           eax, 1
                                       ; increment rt
           DWORD PTR _rt$[ebp], eax
    mov
$LN1@f:
    jmp
           SHORT $LN3@f
$LN2@f:
           eax, DWORD PTR _rt$[ebp]
    mov
    mov
           esp, ebp
           ebp
    pop
    ret
           0
_f
      ENDP
```

That's how SHL (*SHift Left*) working. Let's compile it in GCC 4.4.1:

## Listing 1.83: GCC 4.4.1

```
public f
f
                 proc near
                 = dword ptr -0Ch
rt
i
                 = dword ptr -8
                 = dword ptr 8
arg_0
                 push
                         ebp
                         ebp, esp
                 mov
                         ebx
                 push
                 sub
                         esp, 10h
                 mov
                         [ebp+rt], 0
                 mov
                         [ebp+i], 0
                         short loc_80483EF
                 jmp
loc_80483D0:
                         eax, [ebp+i]
                 mov
                         edx, 1
                 mov
                         ebx, edx
                 mov
                 mov
                         ecx, eax
                         ebx, cl
                 shl
                         eax, ebx
                 mov
```

```
and
                          eax, [ebp+arg_0]
                 test
                          eax, eax
                 jz
                          short loc_80483EB
                          [ebp+rt], 1
                 add
loc_80483EB:
                          [ebp+i], 1
                 add
loc_80483EF:
                          [ebp+i], 1Fh
                 cmp
                 jle
                          short loc_80483D0
                          eax, [ebp+rt]
                 mov
                          esp, 10h
                 add
                 pop
                          ebx
                 pop
                          ebp
                 retn
f
                 endp
```

Shift instructions are often used in division and multiplications by power of two numbers (1, 2, 4, 8, etc). For example:

```
unsigned int f(unsigned int a)
{
    return a/4;
};
```


We got (MSVC 2010):

Listing 1.84: MSVC 2010

```
_a$ = 8
_f PROC
    mov eax, DWORD PTR _a$[esp-4]
    shr eax, 2
    ret 0
_f ENDP
```

SHR (SHift Right) instruction in this example is shifting a number by 2 bits right. Two freed bits at left (e.g., two most significant bits) are set to zero. Two least significant bits are dropped. In fact, these two dropped bits —division operation remainder.

SHR instruction works just like as SHL but in other direction.



It can be easily understood if to imagine decimal numeral system and number  $23.\,23$  can be easily divided by 10 just by dropping last digit (3 —is division remainder). 2 is leaving after operation as a quotient.

The same story about multiplication. Multiplication by 4 is just shifting the number to the left by 2 bits, while inserting 2 zero bits at right (as the last two bits). It is just like to multiply 3 by 100 —we need just to add two zeroes at the right.

## ARM + Optimizing Xcode (LLVM) + ARM mode

Listing 1.85: Optimizing Xcode (LLVM) + ARM mode

```
MOV
                                 R1, R0
                                 RO, #0
                MOV
                MOV
                                 R2, #1
                MOV
                                 R3, R0
loc_2E54
                TST
                                 R1, R2,LSL R3; set flags according to R1 & (R2<<R3)
                ADD
                                               ; R3++
                                 R3, R3, #1
                ADDNE
                                 RO, RO, #1
                                             ; if ZF flag is cleared by TST, RO++
```

CMP	R3, #32
BNE	loc_2E54
BX	LR

TST is the same things as TEST in x86.

As I mentioned before (1.12.2), there are no separate shifting instructions in ARM mode. However, there are modifiers LSL (Logical Shift Left), LSR (Logical Shift Right), ASR (Arithmetic Shift Right), ROR (Rotate Right) and RRX (Rotate Right with Extend), which may be added to such instructions as MOV, TST, CMP, ADD, SUB, RSB<sup>102</sup>.

These modificators are defines, how to shift second operand and by how many bits.

Thus "TST R1, R2,LSL R3" instruction works here as  $R1 \wedge (R2 \ll R3)$ .

## ARM + Optimizing Xcode (LLVM) + thumb-2 mode

Almost the same, but here are two LSL. W/TST instructions are used instead of single TST, because, in thumb mode, it is not possible to define LSL modifier right in TST.

```
R1, R0
                 MOV
                 MOVS
                                  RO, #0
                                  R9, #1
                 MOV.W
                 MOVS
                                  R3, #0
loc_2F7A
                 LSL.W
                                  R2, R9, R3
                 TST
                                  R2, R1
                                  R3, R3, #1
                 ADD.W
                 IT NE
                 ADDNE
                                  RO, #1
                 CMP
                                  R3, #32
                 BNE
                                  loc_2F7A
```

## 1.15.4 CRC32 calculation example

This is very popular table-based CRC32 hash calculation technique<sup>103</sup>.

```
/* By Bob Jenkins, (c) 2006, Public Domain */
#include <stdio.h>
#include <stddef.h>
#include <string.h>
        unsigned long ub4;
typedef
typedef
        unsigned char ub1;
static const ub4 crctab[256] = {
  0x00000000, 0x77073096, 0xee0e612c, 0x990951ba, 0x076dc419, 0x706af48f,
  0xe963a535, 0x9e6495a3, 0x0edb8832, 0x79dcb8a4, 0xe0d5e91e, 0x97d2d988,
  0x09b64c2b, 0x7eb17cbd, 0xe7b82d07, 0x90bf1d91, 0x1db71064, 0x6ab020f2,
  Oxf3b97148, Ox84be41de, Ox1adad47d, Ox6ddde4eb, Oxf4d4b551, Ox83d385c7,
  0x136c9856, 0x646ba8c0, 0xfd62f97a, 0x8a65c9ec, 0x14015c4f, 0x63066cd9,
  Oxfa0f3d63, 0x8d080df5, 0x3b6e20c8, 0x4c69105e, 0xd56041e4, 0xa2677172,
  0x3c03e4d1, 0x4b04d447, 0xd20d85fd, 0xa50ab56b, 0x35b5a8fa, 0x42b2986c,
  Oxdbbbc9d6, Oxacbcf940, Ox32d86ce3, Ox45df5c75, Oxdcd60dcf, Oxabd13d59,
  0x26d930ac, 0x51de003a, 0xc8d75180, 0xbfd06116, 0x21b4f4b5, 0x56b3c423,
  0xcfba9599, 0xb8bda50f, 0x2802b89e, 0x5f058808, 0xc60cd9b2, 0xb10be924,
  0x2f6f7c87, 0x58684c11, 0xc1611dab, 0xb6662d3d, 0x76dc4190, 0x01db7106,
  0x98d220bc, 0xefd5102a, 0x71b18589, 0x06b6b51f, 0x9fbfe4a5, 0xe8b8d433,
  0x7807c9a2, 0x0f00f934, 0x9609a88e, 0xe10e9818, 0x7f6a0dbb, 0x086d3d2d,
  0x91646c97, 0xe6635c01, 0x6b6b51f4, 0x1c6c6162, 0x856530d8, 0xf262004e,
  0x6c0695ed, 0x1b01a57b, 0x8208f4c1, 0xf50fc457, 0x65b0d9c6, 0x12b7e950,
```

<sup>102</sup> These instructions are also called "data processing instructions"

<sup>103</sup> Source code was taken here: http://burtleburtle.net/bob/c/crc.c

```
0x8bbeb8ea, 0xfcb9887c, 0x62dd1ddf, 0x15da2d49, 0x8cd37cf3, 0xfbd44c65,
  0x4db26158, 0x3ab551ce, 0xa3bc0074, 0xd4bb30e2, 0x4adfa541, 0x3dd895d7,
  Oxa4d1c46d, Oxd3d6f4fb, Ox4369e96a, Ox346ed9fc, Oxad678846, Oxda60b8d0,
  0x44042d73, 0x33031de5, 0xaa0a4c5f, 0xdd0d7cc9, 0x5005713c, 0x270241aa,
  OxbeOb1010, Oxc9Oc2O86, Ox5768b525, Ox2O6f85b3, Oxb966d409, Oxce61e49f,
  0x5edef90e, 0x29d9c998, 0xb0d09822, 0xc7d7a8b4, 0x59b33d17, 0x2eb40d81,
  0xb7bd5c3b, 0xc0ba6cad, 0xedb88320, 0x9abfb3b6, 0x03b6e20c, 0x74b1d29a,
  Oxead54739, 0x9dd277af, 0x04db2615, 0x73dc1683, 0xe3630b12, 0x94643b84,
  0x0d6d6a3e, 0x7a6a5aa8, 0xe40ecf0b, 0x9309ff9d, 0x0a00ae27, 0x7d079eb1,
  0xf00f9344, 0x8708a3d2, 0x1e01f268, 0x6906c2fe, 0xf762575d, 0x806567cb,
  0x196c3671, 0x6e6b06e7, 0xfed41b76, 0x89d32be0, 0x10da7a5a, 0x67dd4acc,
  0xf9b9df6f, 0x8ebeeff9, 0x17b7be43, 0x60b08ed5, 0xd6d6a3e8, 0xa1d1937e,
  0x38d8c2c4, 0x4fdff252, 0xd1bb67f1, 0xa6bc5767, 0x3fb506dd, 0x48b2364b,
  0xd80d2bda, 0xaf0a1b4c, 0x36034af6, 0x41047a60, 0xdf60efc3, 0xa867df55,
  0x316e8eef, 0x4669be79, 0xcb61b38c, 0xbc66831a, 0x256fd2a0, 0x5268e236,
  0xcc0c7795, 0xbb0b4703, 0x220216b9, 0x5505262f, 0xc5ba3bbe, 0xb2bd0b28,
  0x2bb45a92, 0x5cb36a04, 0xc2d7ffa7, 0xb5d0cf31, 0x2cd99e8b, 0x5bdeae1d,
  0x9b64c2b0, 0xec63f226, 0x756aa39c, 0x026d930a, 0x9c0906a9, 0xeb0e363f,
  0x72076785, 0x05005713, 0x95bf4a82, 0xe2b87a14, 0x7bb12bae, 0x0cb61b38,
  0x92d28e9b, 0xe5d5be0d, 0x7cdcefb7, 0x0bdbdf21, 0x86d3d2d4, 0xf1d4e242,
  0x68ddb3f8, 0x1fda836e, 0x81be16cd, 0xf6b9265b, 0x6fb077e1, 0x18b74777,
  0x88085ae6, 0xff0f6a70, 0x66063bca, 0x11010b5c, 0x8f659eff, 0xf862ae69,
  0x616bffd3, 0x166ccf45, 0xa00ae278, 0xd70dd2ee, 0x4e048354, 0x3903b3c2,
  0xa7672661, 0xd06016f7, 0x4969474d, 0x3e6e77db, 0xaed16a4a, 0xd9d65adc,
  0x40df0b66, 0x37d83bf0, 0xa9bcae53, 0xdebb9ec5, 0x47b2cf7f, 0x30b5ffe9,
  Oxbdbdf21c, Oxcabac28a, Ox53b39330, Ox24b4a3a6, Oxbad03605, Oxcdd70693,
  0x54de5729, 0x23d967bf, 0xb3667a2e, 0xc4614ab8, 0x5d681b02, 0x2a6f2b94,
  0xb40bbe37, 0xc30c8ea1, 0x5a05df1b, 0x2d02ef8d,
};
/* how to derive the values in crctab[] from polynomial 0xedb88320 */
void build_table()
{
  ub4 i, j;
  for (i=0; i<256; ++i) {
    j = i;
    j = (j>>1) ^ ((j\&1) ? 0xedb88320 : 0);
    j = (j >> 1) ^ ((j \& 1) ? 0xedb88320 : 0);
    j = (j >> 1) ^ ((j \& 1) ? 0xedb88320 : 0);
    j = (j >> 1) ^ ((j \& 1) ? 0xedb88320 : 0);
    j = (j>>1) ^ ((j\&1) ? 0xedb88320 : 0);
    j = (j>>1) ^ ((j\&1) ? 0xedb88320 : 0);
    j = (j>>1) ^ ((j\&1) ? 0xedb88320 : 0);
    j = (j>>1) ^ ((j\&1) ? 0xedb88320 : 0);
   printf("0x%.8lx, ", j);
   if (i\%6 == 5) printf("\n");
  }
}
/* the hash function */
ub4 crc(const void *key, ub4 len, ub4 hash)
{
 ub4 i;
  const ub1 *k = key;
  for (hash=len, i=0; i<len; ++i)
   hash = (hash >> 8) ^ crctab[(hash & 0xff) ^ k[i]];
  return hash;
}
/* To use, try "gcc -O crc.c -o crc; crc < crc.c" */
```

```
int main()
{
   char s[1000];
   while (gets(s)) printf("%.8lx\n", crc(s, strlen(s), 0));
   return 0;
}
```

We are interesting in the crc() function only. By the way, pay attention to two loop initializers in the for() statement: hash=len, i=0. C/C++ standard allows this, of course. Emitted code will contain two operations in loop initialization part instead of usual one.

Let's compile it in MSVC with optimization (/0x). For the sake of brevity, only crc() function is listed here, with my comments.

```
_{\text{key}} = 8
                         ; size = 4
_{len} = 12
                         ; size = 4
_{\text{hash}} = 16
                         ; size = 4
       PROC
_crc
           edx, DWORD PTR _len$[esp-4]
    mov
           ecx, ecx; i will be stored in ECX
    xor
   mov
           eax, edx
    test
           edx, edx
    jbe
           SHORT $LN1@crc
   push
           ebx
   push
           esi
           esi, DWORD PTR _key$[esp+4]; ESI = key
    mov
   push
           edi
$LL3@crc:
; work with bytes using only 32-bit registers. byte from address key+i we store into EDI
    movzx edi, BYTE PTR [ecx+esi]
   mov
           ebx, eax; EBX = (hash = len)
           ebx, 255; EBX = hash & Oxff
    and
; XOR EDI, EBX (EDI=EDI^EBX) - this operation uses all 32 bits of each register
; but other bits (8-31) are cleared all time, so it's OK
; these are cleared because, as for EDI, it was done by MOVZX instruction above
; high bits of EBX was cleared by AND EBX, 255 instruction above (255 = 0xff)
           edi, ebx
    xor
; EAX=EAX>>8; bits 24-31 taken "from nowhere" will be cleared
    shr
          eax, 8
; EAX=EAX^crctab[EDI*4] - choose EDI-th element from crctab[] table
           eax, DWORD PTR _crctab[edi*4]
                          ; i++
    inc
           ecx
           ecx, edx
                          ; i<len ?
    cmp
    jb
           SHORT $LL3@crc; yes
   pop
           edi
           esi
   pop
   pop
           ebx
$LN1@crc:
   ret
        ENDP
crc
```

Let's try the same in GCC 4.4.1 with -03 option:

```
public crc
crc proc near

key = dword ptr 8
hash = dword ptr 0Ch
```

```
push
                         ebp
                xor
                         edx, edx
                mov
                         ebp, esp
                         esi
                push
                mov
                         esi, [ebp+key]
                         ebx
                push
                         ebx, [ebp+hash]
                mov
                test
                         ebx, ebx
                mov
                         eax, ebx
                         short loc_80484D3
                jz
                nop
                                          ; padding
                lea
                         esi, [esi+0]
                                          ; padding; ESI doesn't changing here
loc_80484B8:
                                         ; save previous state of hash to ECX
                mov
                         ecx, eax
                xor
                         al, [esi+edx]; AL=*(key+i)
                         edx, 1
                add
                                          ; i++
                         ecx, 8
                                         ; ECX=hash>>8
                shr
                                         ; EAX=*(key+i)
                movzx
                         eax, al
                         eax, dword ptr ds:crctab[eax*4] ; EAX=crctab[EAX]
                mov
                         eax, ecx
                                          ; hash=EAX^ECX
                xor
                cmp
                         ebx, edx
                ja
                         short loc_80484B8
loc_80484D3:
                         ebx
                pop
                pop
                         esi
                pop
                         ebp
                retn
                endp
crc
/
```

GCC aligned loop start on a 8-byte border by adding NOP and lea esi, [esi+0] (that is the *idle operation* too). Read more about it in npad section (3.2).

## 1.16 Structures

It can be defined the C/C++ structure, with some assumptions, just a set of variables, always stored in memory together, not necessary of the same type  $^{104}$ .

## 1.16.1 SYSTEMTIME example

Let's take SYSTEMTIME<sup>105</sup> win32 structure describing time. That's how it is defined:

Listing 1.86: WinBase.h

```
typedef struct _SYSTEMTIME {
   WORD wYear;
   WORD wMonth;
   WORD wDayOfWeek;
   WORD wDay;
   WORD wHour;
   WORD wHour;
   WORD wMinute;
   WORD wSecond;
   WORD wMilliseconds;
} SYSTEMTIME, *PSYSTEMTIME;
```

<sup>&</sup>lt;sup>104</sup>AKA "heterogeneous container"

<sup>&</sup>lt;sup>105</sup>MSDN: SYSTEMTIME structure

Let's write a C function to get current time:

We got (MSVC 2010):

Listing 1.87: MSVC 2010

```
_{t} = -16
                    ; size = 16
           PROC
_{\mathtt{main}}
   push
           ebp
           ebp, esp
   mov
                       ; 0000010H
   sub
           esp, 16
           eax, DWORD PTR _t$[ebp]
   lea
   push
           DWORD PTR __imp__GetSystemTime@4
   call
           ecx, WORD PTR _t$[ebp+12] ; wSecond
   movzx
   push
           edx, WORD PTR _t$[ebp+10]; wMinute
   movzx
   push
           edx
   movzx
           eax, WORD PTR _t$[ebp+8]; wHour
   push
           eax
           ecx, WORD PTR _t$[ebp+6]; wDay
   movzx
           ecx
   push
   movzx edx, WORD PTR _t$[ebp+2]; wMonth
   push
   movzx eax, WORD PTR _t$[ebp] ; wYear
   push
           OFFSET $SG78811; '%04d-%02d-%02d %02d:%02d:%02d', OaH, OOH
   push
           _printf
   call
   add
           esp, 28
                         ; 000001cH
           eax, eax
   xor
           esp, ebp
   mov
   pop
           ebp
           0
   ret
           ENDP
_{\mathtt{main}}
```

16 bytes are allocated for this structure in local stack —that is exactly sizeof (WORD) \*8 (there are 8 WORD variables in the structure).

Pay attention to the fact the structure beginning with wYear field. It can be said, an pointer to SYSTEMTIME structure is passed to the GetSystemTime()<sup>106</sup>, but it is also can be said, pointer to the wYear field is passed, and that is the same! GetSystemTime() writes current year to the WORD pointer pointing to, then shifts 2 bytes ahead, then writes current month, etc, etc.

The fact the structure fields are just variables located side-by-side, I can demonstrate by the following technique. Keeping in ming SYSTEMTIME structure description, I can rewrite this simple example like this:

```
#include <windows.h>
#include <stdio.h>
```

<sup>&</sup>lt;sup>106</sup>MSDN: SYSTEMTIME structure

Compiler will grumble for a little:

```
systemtime2.c(7): warning C4133: 'function': incompatible types - from 'WORD [8]' to 'LPSYSTEMTIME'
```

But nevertheless, it will produce this code:

Listing 1.88: MSVC 2010

```
'%04d-%02d-%02d %02d:%02d:%02d', OaH, OOH
$SG78573 DB
_{array} = -16
                                                           ; size = 16
_main
        PROC
        push
                ebp
        mov
                ebp, esp
                                                           ; 0000010H
                esp, 16
        sub
                eax, DWORD PTR _array$[ebp]
        lea
        push
                DWORD PTR __imp__GetSystemTime@4
        call
                ecx, WORD PTR _array$[ebp+12]; wSecond
        movzx
        push
                edx, WORD PTR _array$[ebp+10]; wMinute
        movzx
        push
                eax, WORD PTR _array$[ebp+8]; wHoure
        movzx
        push
                ecx, WORD PTR _array$[ebp+6]; wDay
        movzx
        push
                ecx
                edx, WORD PTR _array$[ebp+2]; wMonth
        movzx
        push
                eax, WORD PTR _array$[ebp] ; wYear
        movzx
                eax
        push
                OFFSET $SG78573
        push
        call
                _printf
                                                           ; 000001cH
        add
                esp, 28
                eax, eax
        xor
        mov
                esp, ebp
        pop
                 ebp
                 0
        ret
_{\mathtt{main}}
        ENDP
```

And it works just as the same!

It is very interesting fact the result in assembly form cannot be distinguished from the result of previous compilation. So by looking at this code, one cannot say for sure, was there structure declared, or just pack of variables.

Nevertheless, no one will do it in sane state of mind. Since it is not convenient. Also structure fields may be changed by developers, swapped, etc.

## 1.16.2 Let's allocate space for structure using malloc()

However, sometimes it is simpler to place structures not in local stack, but in heap:

```
#include <windows.h>
#include <stdio.h>
```

Let's compile it now with optimization (/0x) so to easily see what we need.

Listing 1.89: Optimizing MSVC

```
PROC
_{\mathtt{main}}
   push
          esi
   push
          16
                                 ; 0000010H
   call
          _malloc
   add
          esp, 4
   mov
          esi, eax
   push
          esi
   call DWORD PTR __imp__GetSystemTime@4
   movzx eax, WORD PTR [esi+12]; wSecond
   movzx ecx, WORD PTR [esi+10]; wMinute
   movzx edx, WORD PTR [esi+8]; wHour
   push eax
   movzx eax, WORD PTR [esi+6]; wDay
   push
   movzx ecx, WORD PTR [esi+2]; wMonth
   push
          edx, WORD PTR [esi]; wYear
   movzx
   push
          eax
   push
          ecx
   push
          edx
          OFFSET $SG78833
   push
          _printf
   call
          esi
   push
   call
          _free
   add
          esp, 32
                                      ; 00000020H
   xor
          eax, eax
          esi
   pop
   ret
          0
          ENDP
_{\mathtt{main}}
```

So, sizeof(SYSTEMTIME) = 16, that is exact number of bytes to be allocated by malloc(). It returns the pointer to freshly allocated memory block in the EAX register, which is then moved into the ESI register. GetSystemTime() win32 function undertake to save value in the ESI, and that is why it is not saved here and continue to be used after GetSystemTime() call.

New instruction —MOVZX (Move with Zero eXtent). It may be used almost in those cases as MOVSX (1.11.1), but, it clears other bits to 0. That's because printf() requires 32-bit int, but we got WORD in structure —that is 16-bit unsigned type. That's why by copying value from WORD into int, bits from 16 to 31 must also be cleared, because there will be random noise otherwise, leaved there from previous operations on registers.

In this example, I can represent structure as array of WORD-s:

```
#include <windows.h>
```

```
#include <stdio.h>

void main()
{
    WORD *t;
    t = (WORD *)malloc (16);

GetSystemTime (t);

printf ("%04d-%02d-%02d %02d:%02d:%02d\n",
         t[0] /* wYear */, t[1] /* wMonth */, t[3] /* wDay */,
         t[4] /* wHour */, t[5] /* wMinute */, t[6] /* wSecond */);

free (t);
    return;
};
```

We got:

Listing 1.90: Optimizing MSVC

```
$SG78594 DB
                 '%04d-%02d-%02d %02d:%02d:%02d', OaH, OOH
_main
        PROC
        push
                 esi
        push
                 16
                                                            ; 0000010H
        call
                 _malloc
        add
                 esp, 4
        mov
                 esi, eax
        push
                 esi
                DWORD PTR __imp__GetSystemTime@4
        call
                eax, WORD PTR [esi+12]
        movzx
                 ecx, WORD PTR [esi+10]
        movzx
        movzx
                 edx, WORD PTR [esi+8]
        push
                 eax, WORD PTR [esi+6]
        movzx
        push
                 ecx, WORD PTR [esi+2]
        movzx
                 edx
        push
                 edx, WORD PTR [esi]
        movzx
        push
                 eax
        push
                 ecx
                 edx
        push
                OFFSET $SG78594
        push
        call
                 _printf
                 esi
        push
                 _free
        call
                                                            ; 00000020H
        add
                 esp, 32
                 eax, eax
        xor
                 esi
        pop
                 0
        ret
_{\mathtt{main}}
```

Again, we got the code cannot be distinguished from the previous. And again I should note, one should not do this in practice.

#### 1.16.3 struct tm

#### Linux

As of Linux, let's take tm structure from time.h for example:

```
#include <stdio.h>
#include <time.h>

void main()
{
    struct tm t;
    time_t unix_time;

    unix_time=time(NULL);

    localtime_r (&unix_time, &t);

    printf ("Year: %d\n", t.tm_year+1900);
    printf ("Month: %d\n", t.tm_mon);
    printf ("Day: %d\n", t.tm_mday);
    printf ("Hour: %d\n", t.tm_hour);
    printf ("Minutes: %d\n", t.tm_min);
    printf ("Seconds: %d\n", t.tm_sec);
};
```

Let's compile it in GCC 4.4.1:

Listing 1.91: GCC 4.4.1

```
main
                proc near
                push
                         ebp
                mov
                         ebp, esp
                         esp, OFFFFFFOh
                and
                         esp, 40h
                sub
                         dword ptr [esp], 0 ; first argument for time()
                mov
                call
                mov
                         [esp+3Ch], eax
                                         ; take pointer to what time() returned
                lea
                         eax, [esp+3Ch]
                lea
                         edx, [esp+10h]; at ESP+10h struct tm will begin
                         [esp+4], edx
                                          ; pass pointer to the structure begin
                mov
                         [esp], eax
                                          ; pass pointer to result of time()
                mov
                         localtime_r
                call
                mov
                         eax, [esp+24h]
                                         ; tm_year
                lea
                         edx, [eax+76Ch]; edx=eax+1900
                         eax, offset format; "Year: %d\n"
                mov
                         [esp+4], edx
                mov
                mov
                         [esp], eax
                         printf
                call
                         edx, [esp+20h]
                mov
                                              ; tm_mon
                         eax, offset aMonthD; "Month: %d\n"
                mov
                mov
                         [esp+4], edx
                         [esp], eax
                mov
                         printf
                call
                         edx, [esp+1Ch]
                mov
                                             ; tm_mday
                         eax, offset aDayD ; "Day: %d\n"
                mov
                mov
                         [esp+4], edx
                         [esp], eax
                mov
                         printf
                call
                         edx, [esp+18h]
                                             ; tm_hour
                mov
                mov
                         eax, offset aHourD; "Hour: %d\n"
                         [esp+4], edx
                mov
                mov
                         [esp], eax
                         printf
                call
                         edx, [esp+14h]
                mov
                                                ; tm_min
                         eax, offset aMinutesD ; "Minutes: d\n"
                mov
                mov
                         [esp+4], edx
                mov
                         [esp], eax
```

```
call
                         printf
                         edx, [esp+10h]
                 mov
                         eax, offset aSecondsD; "Seconds: %d\n"
                 mov
                          [esp+4], edx
                 mov
                                                 ; tm_sec
                          [esp], eax
                         printf
                 call
                 leave
                 retn
main
                 endp
```

Somehow, IDA did not created local variables names in local stack. But since we already experienced reverse engineers :-) we may do it without this information in this simple example.

Please also pay attention to the lea edx, [eax+76Ch] —this instruction just adding 0x76C to value in the EAX, but not modifies any flags. See also relevant section about LEA (11.5.6).

In order to illustrate the structure is just variables laying side-by-side in one place, let's rework example, while looking at the file *time.h*:

#### Listing 1.92: time.h

```
struct tm
  int
        tm_sec;
  int
        tm_min;
  int
        tm_hour;
        tm_mday;
  int
  int
        tm_mon;
  int
        tm_year;
  int
        tm_wday;
  int
        tm_yday;
  int
        tm_isdst;
};
```

```
#include <stdio.h>
#include <time.h>

void main()
{
    int tm_sec, tm_min, tm_hour, tm_mday, tm_mon, tm_year, tm_wday, tm_jday, tm_isdst;
    time_t unix_time;

    unix_time=time(NULL);

    localtime_r (&unix_time, &tm_sec);

    printf ("Year: %d\n", tm_year+1900);
    printf ("Month: %d\n", tm_mon);
    printf ("Day: %d\n", tm_mday);
    printf ("Hour: %d\n", tm_hour);
    printf ("Minutes: %d\n", tm_min);
    printf ("Seconds: %d\n", tm_sec);
};
```

N.B. The pointer to the exactly  $tm_{sec}$  field is passed into  $localtime_r$ , i.e., to the first "structure" element. Compiler will warn us:

#### Listing 1.93: GCC 4.7.3

```
GCC_tm2.c: In function 'main':
GCC_tm2.c:11:5: warning: passing argument 2 of 'localtime_r' from incompatible pointer type [
    enabled by default]
In file included from GCC_tm2.c:2:0:
/usr/include/time.h:59:12: note: expected 'struct tm *' but argument is of type 'int *'
```

But nevertheless, will generate this:

Listing 1.94: GCC 4.7.3

```
main
                proc near
var_30
                = dword ptr -30h
var_2C
                = dword ptr -2Ch
unix_time
                = dword ptr -1Ch
tm_sec
                = dword ptr -18h
tm_min
                = dword ptr -14h
tm_hour
                = dword ptr -10h
                = dword ptr -0Ch
tm_mday
tm_mon
                = dword ptr -8
                = dword ptr -4
tm_year
                         ebp
                push
                mov
                         ebp, esp
                and
                         esp, OFFFFFFOh
                sub
                         esp, 30h
                call
                         __main
                mov
                         [esp+30h+var_30], 0; arg 0
                call
                         time
                         [esp+30h+unix_time], eax
                mov
                         eax, [esp+30h+tm_sec]
                lea
                mov
                         [esp+30h+var_2C], eax
                         eax, [esp+30h+unix_time]
                lea
                         [esp+30h+var_30], eax
                mov
                 call
                         localtime_r
                         eax, [esp+30h+tm_year]
                mov
                add
                         eax, 1900
                mov
                         [esp+30h+var_2C], eax
                         [esp+30h+var_30], offset aYearD; "Year: %d\n"
                mov
                         printf
                call
                         eax, [esp+30h+tm_mon]
                mov
                         [esp+30h+var_2C], eax
                mov
                         [esp+30h+var_30], offset aMonthD ; "Month: d\n"
                mov
                call
                         printf
                         eax, [esp+30h+tm_mday]
                mov
                         [esp+30h+var_2C], eax
                mov
                         [esp+30h+var_30], offset aDayD; "Day: %d\n"
                mov
                 call
                         printf
                         eax, [esp+30h+tm_hour]
                mov
                         [esp+30h+var_2C], eax
                mov
                         [esp+30h+var_30], offset aHourD; "Hour: %d\n"
                mov
                call
                         printf
                         eax, [esp+30h+tm_min]
                mov
                         [esp+30h+var_2C], eax
                mov
                         [esp+30h+var_30], offset aMinutesD; "Minutes: %d\n"
                mov
                         printf
                call
                         eax, [esp+30h+tm_sec]
                mov
                mov
                         [esp+30h+var_2C], eax
                         [esp+30h+var_30], offset aSecondsD; "Seconds: %d\n"
                mov
                call
                         printf
                leave
                retn
main
                 endp
```

This code is identical to what we saw previously and it is not possible to say, was it structure in original source code or just pack of variables.

And this works. However, it is not recommended to do this in practice. Usually, compiler allocated variables in local stack in the same order as they were declared in function. Nevertheless, there is no any guarantee.

By the way, some other compiler may warn the tm\_year, tm\_mon, tm\_mday, tm\_hour, tm\_min variables, but not tm\_sec are used without being initialized. Indeed, compiler do not know these will be filled when calling to localtime\_r().

I chose exactly this example for illustration, since all structure fields has *int* type, and SYSTEMTIME structure fields —16-bit WORD, and if to declare them as a local variables, they will be aligned on a 32-bit border, and nothing will work (because GetSystemTime() will fill them incorrectly). Read more about it in next section: "Fields packing in structure".

So, structure is just variables pack laying on one place, side-by-side. I could say the structure is a syntactic sugar, directing compiler to hold them in one place. However, I'm not programming languages expert, so, most likely, I'm wrong with this term. By the way, there were a times, in very early C versions (before 1972), in which there were no structures at all [24].

#### ARM + Optimizing Keil + thumb mode

Same example:

Listing 1.95: Optimizing Keil + thumb mode

```
var_38
                = -0x38
var_34
                = -0x34
var_30
                = -0x30
var_2C
                = -0x2C
                = -0x28
var_28
var_24
                = -0x24
timer
                = -0xC
                PUSH
                        {LR}
                MOVS
                        RO, #0
                                         ; timer
                SUB
                        SP, SP, #0x34
                BL
                        time
                STR
                        RO, [SP, #0x38+timer]
                VOM
                        R1, SP
                        RO, SP, #0x38+timer; timer
                ADD
                BL
                        localtime_r
                LDR
                        R1, =0x76C
                LDR
                        RO, [SP,#0x38+var_24]
                ADDS
                        R1, R0, R1
                        RO, aYearD
                                         ; "Year: %d\n"
                ADR
                BL
                        __2printf
                LDR
                        R1, [SP,#0x38+var_28]
                                      ; "Month: %d\n"
                ADR
                        RO, aMonthD
                BL
                        __2printf
                LDR
                        R1, [SP,#0x38+var_2C]
                ADR
                        RO, aDayD
                                    ; "Day: %d\n"
                BL
                        __2printf
                LDR
                        R1, [SP,#0x38+var_30]
                        RO, aHourD ; "Hour: %d\n"
                ADR
                        __2printf
                BI.
                LDR
                        R1, [SP,#0x38+var_34]
                ADR
                        RO, aMinutesD ; "Minutes: %d\n"
                BL
                        __2printf
                LDR
                        R1, [SP,#0x38+var_38]
                        RO, aSecondsD ; "Seconds: %d\n"
                ADR
                BL
                        __2printf
                        SP, SP, #0x34
                ADD
                POP
                        {PC}
```

#### ARM + Optimizing Xcode (LLVM) + thumb-2 mode

IDA "get to know" tm structure (because IDA "knows" argument types of library functions like localtime\_r()), so it shows here structure elements accesses and also names are assigned to them.

Listing 1.96: Optimizing Xcode (LLVM) + thumb-2 mode

```
var_38 = -0x38
var_34 = -0x34
```

```
PUSH
                                 \{R7,LR\}
                MOV
                                 R7, SP
                SUB
                                 SP, SP, #0x30
                                 RO, \#0 ; time_t *
                MOVS
                BLX
                                 R1, SP, #0x38+var_34; struct tm *
                ADD
                                 RO, [SP,#0x38+var_38]
                STR.
                                 RO, SP ; time_t *
                VOM
                BLX
                                 _localtime_r
                                 R1, [SP,#0x38+var_34.tm_year]
                LDR
                VOM
                                 RO, 0xF44; "Year: %d\n"
                                 RO, PC ; char *
                ADD
                                 R1, R1, #0x76C
                ADDW
                BLX
                                 _printf
                LDR
                                 R1, [SP,#0x38+var_34.tm_mon]
                                 RO, OxF3A; "Month: %d\n"
                VOM
                ADD
                                 RO, PC ; char *
                                 _printf
                BLX
                LDR
                                 R1, [SP,#0x38+var_34.tm_mday]
                MOV
                                 RO, 0xF35; "Day: %d\n"
                ADD
                                 RO, PC ; char *
                                 _printf
                BLX
                LDR
                                 R1, [SP,#0x38+var_34.tm_hour]
                MOV
                                 RO, 0xF2E; "Hour: %d\n"
                ADD
                                 RO, PC
                                         ; char *
                BLX
                                 _printf
                LDR
                                 R1, [SP,#0x38+var_34.tm_min]
                                 RO, 0xF28; "Minutes: %d\n"
                VOM
                ADD
                                 RO, PC
                                         ; char *
                                 _printf
                BLX
                                 R1, [SP,#0x38+var_34]
                LDR.
                VOM
                                 RO, 0xF25; "Seconds: %d\n"
                                 RO, PC ; char *
                ADD
                BLX
                                 _printf
                ADD
                                 SP, SP, #0x30
                                 {R7,PC}
                POP
. . .
00000000 tm
                          struc ; (sizeof=0x2C, standard type)
00000000 tm_sec
                          DCD ?
00000004 tm_min
                          DCD ?
00000008 tm_hour
                          DCD ?
0000000C tm_mday
                          DCD ?
00000010 tm_mon
                          DCD ?
00000014 tm_year
                          DCD ?
00000018 tm_wday
                          DCD ?
0000001C tm_yday
                          DCD ?
00000020 tm_isdst
                          DCD ?
00000024 tm_gmtoff
                          DCD ?
00000028 tm_zone
                          DCD ?
                                                   ; offset
0000002C tm
                          ends
```

# 1.16.4 Fields packing in structure

One important thing is fields packing in structures<sup>107</sup>. Let's take a simple example:

```
#include <stdio.h>
```

<sup>&</sup>lt;sup>107</sup>See also: Wikipedia: Data structure alignment

```
struct s
{
    char a;
    int b;
    char c;
    int d;
};

void f(struct s s)
{
    printf ("a=%d; b=%d; c=%d; d=%d\n", s.a, s.b, s.c, s.d);
};
```

As we see, we have two *char* fields (each is exactly one byte) and two more —*int* (each - 4 bytes).

#### x86

That's all compiling into:

```
_s = 8
                      ; size = 16
?f@@YAXUs@@@Z PROC
                      ; f
   push
           ebp
           ebp, esp
   mov
           eax, DWORD PTR _s$[ebp+12]
   mov
   push
           eax
   movsx ecx, BYTE PTR _s$[ebp+8]
   push
           ecx
           edx, DWORD PTR _s$[ebp+4]
   mov
   push
           edx
   movsx eax, BYTE PTR _s$[ebp]
   push
           eax
           OFFSET $SG3842
   push
   call
           _printf
           esp, 20
                      ; 0000014H
   add
   pop
           ebp
           0
   ret
                      ; f
?f@@YAXUs@@@Z ENDP
_TEXT
        ENDS
```

As we can see, each field's address is aligned on a 4-bytes border. That's why each *char* occupies 4 bytes here (like *int*). Why? Thus it is easier for CPU to access memory at aligned addresses and to cache data from it.

However, it is not very economical in size sense.

Let's try to compile it with option (/Zp1) (/Zp[n] pack structures on n-byte boundary).

Listing 1.97: MSVC /Zp1

```
_{
m TEXT}
         SEGMENT
_s = 8
                      ; size = 10
?f@@YAXUs@@@Z PROC
                      ; f
   push
           ebp
   mov
           ebp, esp
           eax, DWORD PTR _s$[ebp+6]
   mov
   push
           eax
   movsx ecx, BYTE PTR _s$[ebp+5]
   push
           ecx
           edx, DWORD PTR _s$[ebp+1]
   mov
   push
           edx
   movsx eax, BYTE PTR _s$[ebp]
   push
           eax
           OFFSET $SG3842
   push
   call
           _printf
                   ; 0000014H
           esp, 20
   add
```

```
pop ebp
ret 0
?f@@YAXUs@@GZ ENDP ; f
```

Now the structure takes only 10 bytes and each *char* value takes 1 byte. What it give to us? Size economy. And as drawback —CPU will access these fields without maximal performance it can.

As it can be easily guessed, if the structure is used in many source and object files, all these must be compiled with the same convention about structures packing.

Aside from MSVC /Zp option which set how to align each structure field, here is also #pragma pack compiler option, it can be defined right in source code. It is available in both MSVC<sup>108</sup> and GCC<sup>109</sup>.

Let's back to the SYSTEMTIME structure consisting in 16-bit fields. How our compiler know to pack them on 1-byte alignment boundary?

WinNT.h file has this:

#### Listing 1.98: WinNT.h

```
#include "pshpack1.h"
```

And this:

#### Listing 1.99: WinNT.h

```
#include "pshpack4.h" // 4 byte packing is the default
```

The file PshPack1.h looks like:

### Listing 1.100: PshPack1.h

```
#if ! (defined(lint) || defined(RC_INVOKED))
#if ( _MSC_VER >= 800 && !defined(_M_I86)) || defined(_PUSHPOP_SUPPORTED)
#pragma warning(disable:4103)
#if !(defined( MIDL_PASS )) || defined( __midl )
#pragma pack(push,1)
#else
#pragma pack(1)
#endif
#else
#pragma pack(1)
#endif
#endif /* ! (defined(lint) || defined(RC_INVOKED)) */
```

That's how compiler will pack structures defined after #pragma pack.

### ARM + Optimizing Keil + thumb mode

Listing 1.101: Optimizing Keil + thumb mode

		<u>'</u>	<u> </u>	
.text:0000003E	exit			; CODE XREF: f+16
.text:0000003E 05 B0		ADD	SP, SP, #0x14	
.text:00000040 00 BD		POP	{PC}	
.text:00000280	f			
.text:00000280				
.text:00000280	var_18	= -0x18	8	
.text:00000280	a	= -0x1	4	
.text:00000280	b	= -0x1	0	
.text:00000280	С	= -0xC		
.text:00000280	d	= -8		
.text:00000280				
.text:00000280 OF B5		PUSH	{RO-R3,LR}	
.text:00000282 81 B0		SUB	SP, SP, #4	
.text:00000284 04 98		LDR	RO, [SP,#16]	; d
I .				

<sup>&</sup>lt;sup>108</sup>MSDN: Working with Packing Structures

<sup>&</sup>lt;sup>109</sup> Structure-Packing Pragmas

```
.text:00000286 02 9A
                                             LDR
                                                      R2, [SP,#8]
                                                                       ; b
.text:00000288 00 90
                                             STR
                                                      RO, [SP]
.text:0000028A 68 46
                                             MOV
                                                      RO, SP
.text:0000028C 03 7B
                                                      R3, [R0,#12]
                                             LDRB
                                                                       ; c
                                                      R1, [R0,#4]
.text:0000028E 01 79
                                             LDRB
                                                                       ; a
                                                      RO, aADBDCDDD
.text:00000290 59 A0
                                             ADR
                                                                       ; a=\%d; b=\%d; c=\%d; d=\%d\n''
.text:00000292 05 F0 AD FF
                                             BL
                                                      __2printf
.text:00000296 D2 E6
                                             В
                                                      exit
```

As we may recall, here a structure passed instead of pointer to structure, and since first 4 function arguments in ARM are passed via registers, so then structure fields are passed via R0-R3.

LDRB loads one byte from memory and extending it to 32-bit, taking into account its sign. This is akin to MOVSX (1.11.1) instruction in x86. Here it is used for loading fields a and c from structure.

One more thing we spot easily, instead of function epilogue, here is jump to another function's epilogue! Indeed, that was quite different function, not related in any way to our function, however, it has exactly the same epilogue (probably because, it hold 5 local variables too (5\*4=0x14)). Also it is located nearly (take a look on addresses). Indeed, there is no difference, which epilogue to execute, if it works just as we need. Apparently, Keil decides to reuse a part of another function by a reason of economy. Epilogue takes 4 bytes while jump —only 2.

#### ARM + Optimizing Xcode (LLVM) + thumb-2 mode

Listing 1.102: Optimizing Xcode (LLVM) + thumb-2 mode

```
var_C
                = -0xC
                PUSH
                                 {R7,LR}
                MOV
                                R7, SP
                SUB
                                SP, SP, #4
                                R9, R1; b
                VOM
                VOM
                                R1, R0; a
                                RO, \#0xF10; "a=%d; b=%d; c=%d; d=%d\n"
                MOVW
                                R1, R1
                SXTB
                                        ; prepare a
                MOVT.W
                                RO, #0
                STR
                                R3, [SP,#0xC+var_C] ; place d to stack for printf()
                                RO, PC ; format-string
                ADD
                SXTB
                                R3, R2 ; prepare c
                                R2, R9
                MOV
                                        ; b
                                 _printf
                BI.X
                ADD
                                SP, SP, #4
                POP
                                {R7,PC}
```

SXTB (Signed Extend Byte) is analogous to MOVSX (1.11.1) in x86 as well, but works not with memory, but with register. All the rest —just the same.

### 1.16.5 Nested structures

Now what about situations when one structure defines another structure inside?

```
#include <stdio.h>
struct inner_struct
{
   int a;
   int b;
};

struct outer_struct
{
   char a;
   int b;
   struct inner_struct c;
   char d;
```

...in this case, both inner\_struct fields will be placed between a,b and d,e fields of outer\_struct. Let's compile (MSVC 2010):

Listing 1.103: MSVC 2010

```
_s = 8
                     ; size = 24
_f
     PROC
   push
          ebp
   mov
           ebp, esp
          eax, DWORD PTR _s$[ebp+20] ; e
   mov
   push
   movsx
          ecx, BYTE PTR _s$[ebp+16]; d
   push
          edx, DWORD PTR _s$[ebp+12]; c.b
   mov
   push
          eax, DWORD PTR _s$[ebp+8]; c.a
   mov
   push
   mov
          ecx, DWORD PTR _s$[ebp+4]; b
   push
          ecx
          edx, BYTE PTR _s$[ebp] ;a
   movsx
          edx
   push
          OFFSET $SG2466
   push
   call
           _printf
                     ; 000001cH
   add
          esp, 28
   pop
          ebp
   ret
          0
_f
     ENDP
```

One curious point here is that by looking onto this assembly code, we do not even see that another structure was used inside of it! Thus, we would say, nested structures are finally unfolds into *linear* or *one-dimensional* structure.

Of course, if to replace struct inner\_struct c; declaration to struct inner\_struct \*c; (thus making a pointer here) situation will be quite different.

#### 1.16.6 Bit fields in structure

### **CPUID** example

C/C++ language allow to define exact number of bits for each structure fields. It is very useful if one needs to save memory space. For example, one bit is enough for variable of *bool* type. But of course, it is not rational if speed is important. Let's consider CPUID<sup>110</sup> instruction example. This instruction returning information about current CPU and its features.

If the EAX is set to 1 before instruction execution, CPUID will return this information packed into the EAX register:

3:0	Stepping
7:4	Model
11:8	Family
13:12	Processor Type
19:16	Extended Model
27:20	Extended Family

MSVC 2010 has CPUID macro, but GCC 4.4.1 —has not. So let's make this function by yourself for GCC with the help of its built-in assembler<sup>111</sup>.

<sup>110</sup>http://en.wikipedia.org/wiki/CPUID

<sup>&</sup>lt;sup>111</sup>More about internal GCC assembler

```
#include <stdio.h>
#ifdef __GNUC__
static inline void cpuid(int code, int *a, int *b, int *c, int *d) {
  asm volatile("cpuid": "=a"(*a), "=b"(*b), "=c"(*c), "=d"(*d): "a"(code));
#endif
#ifdef _MSC_VER
#include <intrin.h>
#endif
struct CPUID_1_EAX
    unsigned int stepping:4;
    unsigned int model:4;
    unsigned int family_id:4;
    unsigned int processor_type:2;
    unsigned int reserved1:2;
    unsigned int extended_model_id:4;
    unsigned int extended_family_id:8;
    unsigned int reserved2:4;
};
int main()
{
    struct CPUID_1_EAX *tmp;
    int b[4];
#ifdef _MSC_VER
    __cpuid(b,1);
#endif
#ifdef __GNUC__
    cpuid (1, &b[0], &b[1], &b[2], &b[3]);
#endif
    tmp=(struct CPUID_1_EAX *)&b[0];
    printf ("stepping=%d\n", tmp->stepping);
    printf ("model=%d\n", tmp->model);
    printf ("family_id=%d\n", tmp->family_id);
    printf ("processor_type=%d\n", tmp->processor_type);
    printf ("extended_model_id=%d\n", tmp->extended_model_id);
    printf ("extended_family_id=%d\n", tmp->extended_family_id);
    return 0;
};
```

After CPUID will fill EAX/EBX/ECX/EDX, these registers will be reflected in the b[] array. Then, we have a pointer to the CPUID\_1\_EAX structure and we point it to the value in the EAX from b[] array.

In other words, we treat 32-bit *int* value as a structure.

Then we read from the stucture.

Let's compile it in MSVC 2008 with  $\ensuremath{\text{0x}}$  option:

Listing 1.104: Optimizing MSVC 2008

```
xor
           ecx, ecx
   mov
           eax, 1
   cpuid
   push
           esi
   lea
           esi, DWORD PTR _b$[esp+24]
           DWORD PTR [esi], eax
   mov
          DWORD PTR [esi+4], ebx
   mov
           DWORD PTR [esi+8], ecx
   mov
           DWORD PTR [esi+12], edx
   mov
           esi, DWORD PTR _b$[esp+24]
   mov
   mov
           eax, esi
   and
           eax, 15
                                       ; 000000fH
   push
           eax
           OFFSET $SG15435; 'stepping=%d', OaH, OOH
   push
   call
           _printf
   mov
           ecx, esi
           ecx, 4
   shr
           ecx, 15
                                       ; 000000fH
   and
   push
   push
           OFFSET $SG15436; 'model=%d', OaH, OOH
   call
           _printf
           edx, esi
   mov
           edx, 8
   shr
           edx, 15
                                       ; 000000fH
   and
   push
           edx
   push
           OFFSET $SG15437; 'family_id=%d', OaH, OOH
           _printf
   call
   mov
           eax, esi
                                       ; 000000cH
   shr
           eax, 12
           eax, 3
   and
   push
   push
           OFFSET $SG15438; 'processor_type=%d', OaH, OOH
          _printf
   call
   mov
           ecx, esi
           ecx, 16
                                       ; 0000010H
   shr
           ecx, 15
                                       ; 0000000fH
   and
   push
           OFFSET $SG15439; 'extended_model_id=%d', OaH, OOH
   push
   call
           _printf
                                       ; 0000014H
           esi, 20
   shr
                                    ; 000000ffH
           esi, 255
   and
   push
   push
           OFFSET $SG15440; 'extended_family_id=%d', OaH, OOH
           _printf
   call
   add
           esp, 48
                                       ; 00000030H
           esi
   pop
   xor
           eax, eax
   pop
           {\tt ebx}
                                       ; 0000010H
           esp, 16
   add
           0
   ret
_{\mathtt{main}}
        ENDP
```

SHR instruction shifting value in the EAX register by number of bits must be skipped, e.g., we ignore a bits at right.

AND instruction clears bits not needed *at left*, or, in other words, leaves only those bits in the EAX register we need now. Let's try GCC 4.4.1 with -03 option.

### Listing 1.105: Optimizing GCC 4.4.1


```
main
                proc near
                                          ; DATA XREF: _start+17
   push
            ebp
    mov
            ebp, esp
            esp, OFFFFFFOh
    and
   push
            esi
            esi, 1
   mov
    push
            ebx
    mov
            eax, esi
    sub
            esp, 18h
    cpuid
   mov
            esi, eax
            eax, OFh
    and
   mov
            [esp+8], eax
            dword ptr [esp+4], offset aSteppingD ; "stepping=%d\n"
    mov
    mov
            dword ptr [esp], 1
            ___printf_chk
    call
            eax, esi
    mov
    shr
            eax, 4
    and
            eax, OFh
            [esp+8], eax
    mov
            dword ptr [esp+4], offset aModelD; "model=%d\n"
    mov
            dword ptr [esp], 1
    mov
    call
            ___printf_chk
    mov
            eax, esi
    shr
            eax, 8
            eax, OFh
    and
    mov
            [esp+8], eax
            dword ptr [esp+4], offset aFamily_idD ; "family_id=%d\n"
   mov
            dword ptr [esp], 1
   mov
    call
            ___printf_chk
    mov
            eax, esi
            eax, OCh
    shr
    and
            eax, 3
    mov
            [esp+8], eax
            dword ptr [esp+4], offset aProcessor_type ; "processor_type=%d\n"
    mov
            dword ptr [esp], 1
    mov
            ___printf_chk
    call
    mov
            eax, esi
    shr
            eax, 10h
    shr
            esi, 14h
            eax, OFh
    and
    and
            esi, OFFh
            [esp+8], eax
    mov
            dword ptr [esp+4], offset aExtended_model ; "extended_model_id=%d\n"
   mov
            dword ptr [esp], 1
   mov
    call
            ___printf_chk
    mov
            [esp+8], esi
            dword ptr [esp+4], offset unk_80486D0
   mov
            dword ptr [esp], 1
   mov
    call
            ___printf_chk
    add
            esp, 18h
            eax, eax
    xor
    pop
            ebx
            esi
    pop
            esp, ebp
    mov
            ebp
    pop
    retn
```

main endp

Almost the same. The only thing worth noting is the GCC somehow united calculation of extended\_model\_id and extended\_family\_id into one block, instead of calculating them separately, before corresponding each printf() call.

# Working with the float type as with a structure

As it was already noted in section about FPU (1.13), both *float* and *double* types consisted of sign, significand (or fraction) and exponent. But will we able to work with these fields directly? Let's try with *float*.



```
#include <stdio.h>
#include <assert.h>
#include <stdlib.h>
#include <memory.h>
struct float_as_struct
    unsigned int fraction: 23; // fractional part
    unsigned int exponent : 8; // exponent + 0x3FF
    unsigned int sign: 1;
                                // sign bit
};
float f(float _in)
{
    float f=_in;
    struct float_as_struct t;
    assert (sizeof (struct float_as_struct) == sizeof (float));
    memcpy (&t, &f, sizeof (float));
    t.sign=1; // set negative sign
    t.exponent=t.exponent+2; // multiple d by 2^n (n here is 2)
    memcpy (&f, &t, sizeof (float));
    return f;
};
int main()
{
    printf ("f\n", f(1.234));
};
```

float\_as\_struct structure occupies as much space is memory as float, e.g., 4 bytes or 32 bits.

Now we setting negative sign in input value and also by adding 2 to exponent we thereby multiplicating the whole number by  $2^2$ , e.g., by 4.

Let's compile in MSVC 2008 without optimization:

Listing 1.106: Non-optimizing MSVC 2008

```
sub
           esp, 8
   fld
           DWORD PTR __in$[ebp]
           DWORD PTR _f$[ebp]
   fstp
   push
   lea
           eax, DWORD PTR _f$[ebp]
   push
           eax
   lea
           ecx, DWORD PTR _t$[ebp]
   push
           ecx
   call
           _memcpy
                            ; 000000cH
   add
           esp, 12
           edx, DWORD PTR _t$[ebp]
   mov
           edx, -2147483648; 80000000H - set minus sign
   or
           DWORD PTR _t$[ebp], edx
   mov
           eax, DWORD PTR _t$[ebp]
   mov
           eax, 23
                            ; 00000017H - drop significand
   shr
           eax, 255
                           ; 000000ffH - leave here only exponent
   and
                           ; add 2 to it
           eax, 2
   add
                           ; 000000ffH
           eax, 255
   and
                           ; 00000017H - shift result to place of bits 30:23
   shl
           eax, 23
           ecx, DWORD PTR _t$[ebp]
   mov
   and
           ecx, -2139095041; 807fffffH - drop exponent
           ecx, eax
                            ; add original value without exponent with new calculated exponent
   or
           DWORD PTR _t$[ebp], ecx
   mov
   push
           edx, DWORD PTR _t$[ebp]
   lea
   push
   lea
           eax, DWORD PTR _f$[ebp]
   push
           eax
   call
           _memcpy
                            ; 000000cH
   add
           esp, 12
           DWORD PTR _f$[ebp]
   fld
   mov
           esp, ebp
   pop
           ebp
           0
   ret
?f@@YAMM@Z ENDP
                            ; f
```

Redundant for a bit. If it is compiled with /0x flag there is no memcpy() call, f variable is used directly. But it is easier to understand it all considering unoptimized version.

What GCC 4.4.1 with -03 will do?

Listing 1.107: Optimizing GCC 4.4.1

```
; f(float)
      public _Z1ff
_Z1ff proc near
var_4 = dword ptr -4
arg_0 = dword ptr 8
               ebp
      push
       mov
               ebp, esp
       sub
               esp, 4
               eax, [ebp+arg_0]
       mov
               eax, 80000000h ; set minus sign
       or
       mov
               edx, eax
```

1.17. UNIONS CHAPTER 1. CODE PATTERNS

```
and
                eax, 807FFFFh
                                ; leave only significand and exponent in EAX
                edx, 23
       shr
                                ; prepare exponent
       add
                edx, 2
                                ; add 2
                edx, dl
       movzx
                                ; clear all bits except 7:0 in EAX
                edx, 23
                                ; shift new calculated exponent to its place
       shl
                eax, edx
                                ; add new exponent and original value without exponent
       or
                [ebp+var_4], eax
       mov
                [ebp+var_4]
       fld
       leave
       retn
_Z1ff
       endp
       public main
main
       proc near
       push
                ebp
       mov
                ebp, esp
                esp, OFFFFFFOh
       and
       sub
                esp, 10h
                ds:dword_8048614 ; -4.936
       fld
       fstp
                qword ptr [esp+8]
                dword ptr [esp+4], offset asc_8048610; "%f\n"
       mov
       mov
                dword ptr [esp], 1
       call
                ___printf_chk
                eax, eax
       xor
       leave
       retn
main
       endp
```

The f() function is almost understandable. However, what is interesting, GCC was able to calculate f(1.234) result during compilation stage despite all this hodge-podge with structure fields and prepared this argument to the printf() as precalculated!

### 1.17 Unions

# 1.17.1 Pseudo-random number generator example

If we need float random numbers from 0 to 1, the most simplest thing is to use PRNG<sup>112</sup> like Mersenne twister produces random 32-bit values in DWORD form, transform this value to *float* and then dividing it by RAND\_MAX (*Oxffffffff* in our case) —value we got will be in 0..1 interval.

But as we know, division operation is slow. Will it be possible to get rid of it, as in case of division by multiplication? (1.12) Let's recall what float number consisted of: sign bit, significand bits and exponent bits. We need just to store random bits to all significand bits for getting random float number!

Exponent cannot be zero (number will be denormalized in this case), so we will store 011111111 to exponent —this means exponent will be 1. Then fill significand with random bits, set sign bit to 0 (which means positive number) and voilà. Generated numbers will be in 1 to 2 interval, so we also must subtract 1 from it.

Very simple linear congruential random numbers generator is used in my example<sup>113</sup>, produces 32-bit numbers. The PRNG initializing by current time in UNIX-style.

Then, *float* type represented as *union*—it is the C/C++ construction enabling us to interpret piece of memory as differently typed. In our case, we are able to create a variable of union type and then access to it as it is *float* or as it is *uint32\_t*. It can be said, it is just a hack. A dirty one.

```
#include <stdio.h>
#include <stdint.h>
#include <time.h>
union uint32_t_float
{
    uint32_t i;
    float f;
```

<sup>&</sup>lt;sup>112</sup>Pseudorandom number generator

 $<sup>^{113}</sup> idea\ was\ taken\ from:\ http://xor0110.wordpress.com/2010/09/24/how-to-generate-floating-point-random-numbers-efficiently$ 

1.17. UNIONS CHAPTER 1. CODE PATTERNS

```
};
// from the Numerical Recipes book
const uint32_t RNG_a=1664525;
const uint32_t RNG_c=1013904223;
int main()
{
   uint32_t_float tmp;
   uint32_t RNG_state=time(NULL); // initial seed
   for (int i=0; i<100; i++)
        RNG_state=RNG_state*RNG_a+RNG_c;
        tmp.i=RNG_state & 0x007ffffff | 0x3F800000;
        float x=tmp.f-1;
        printf ("%f\n", x);
   };
   return 0;
};
```

### Listing 1.108: MSVC 2010 (/0x)

```
$SG4232
                '%f', OaH, OOH
          DB
__real@3ff000000000000 DQ 03ff000000000000 ; 1
tv140 = -4
                                 ; size = 4
_{tmp} = -4
                                 ; size = 4
_main PROC
   push
          ebp
          ebp, esp
   mov
                               ; ffffffcOH
   and
          esp, -64
                               ; 00000038H
   sub
          esp, 56
   push
          esi
          edi
   push
   push
          __time64
   call
          esp, 4
   add
   mov
          esi, eax
   mov
          edi, 100
                                 ; 00000064H
$LN3@main:
; let's generate random 32-bit number
                              ; 0019660dH
; 3c6ef35fH
          esi, 1664525
   imul
   add
          esi, 1013904223
          eax, esi
   mov
; leave bits for significand only
          eax, 8388607
                         ; 007fffffH
   and
; set exponent to 1
                           ; 3f800000H
          eax, 1065353216
; store this value as int
          DWORD PTR _tmp$[esp+64], eax
   mov
```

```
sub
           esp, 8
; load this value as float
           DWORD PTR _tmp$[esp+72]
    fld
; subtract one from it
           QWORD PTR __real@3ff00000000000000
    fsub
           DWORD PTR tv140[esp+72]
    fstp
    fld
           DWORD PTR tv140[esp+72]
           QWORD PTR [esp]
    fstp
           OFFSET $SG4232
    push
    call
           _printf
    add
                                    : 000000cH
           esp, 12
    dec
           edi
           SHORT $LN3@main
    jne
    pop
           edi
    xor
           eax, eax
           esi
    pop
    mov
           esp, ebp
    pop
           ebp
    ret
           0
_main
         ENDP
_TEXT
         ENDS
END
```

GCC produces very similar code.

# 1.18 Pointers to functions

Pointer to function, as any other pointer, is just an address of function beginning in its code segment.

It is often used in callbacks <sup>114</sup>.

Well-known examples are:

- qsort()<sup>115</sup>, atexit()<sup>116</sup> from the standard C library;
- signals in \*NIX OS<sup>117</sup>;
- thread starting: CreateThread() (win32), pthread\_create() (POSIX);
- a lot of win32 functions, e.g. EnumChildWindows()<sup>118</sup>.

So, qsort() function is a C/C++ standard library quicksort implementation. The functions is able to sort anything, any types of data, if you have a function for two elements comparison and qsort() is able to call it.

The comparison function can be defined as:

```
int (*compare)(const void *, const void *)
```

Let's use slightly modified example I found here:

```
/* ex3 Sorting ints with qsort */
#include <stdio.h>
#include <stdlib.h>
int comp(const void * _a, const void * _b)
{
```

<sup>114</sup>http://en.wikipedia.org/wiki/Callback\_(computer\_science)
115http://en.wikipedia.org/wiki/Qsort\_(C\_standard\_library)
116http://www.opengroup.org/onlinepubs/009695399/functions/atexit.html
117http://en.wikipedia.org/wiki/Signal.h
118http://msdn.microsoft.com/en-us/library/ms633494(VS.85).aspx

1.18. POINTERS TO FUNCTIONS CHAPTER 1. CODE PATTERNS

```
const int *a=(const int *)_a;
  const int *b=(const int *)_b;
  if (*a==*b)
    return 0;
  else
    if (*a < *b)
        return -1;
     else
     return 1;
}
int main(int argc, char* argv[])
   int numbers[10]={1892,45,200,-98,4087,5,-12345,1087,88,-100000};
   int i;
  /* Sort the array */
  qsort(numbers,10,sizeof(int),comp) ;
  for (i=0;i<9;i++)
    printf("Number = %d\n",numbers[ i ]);
  return 0;
}
```

Let's compile it in MSVC 2010 (I omitted some parts for the sake of brevity) with /0x option:

# Listing 1.109: Optimizing MSVC 2010

```
_a = 8
                    ; size = 4
_{b} = 12
                    ; size = 4
_comp
           PROC
   mov
           eax, DWORD PTR __a$[esp-4]
           ecx, DWORD PTR __b$[esp-4]
   mov
           eax, DWORD PTR [eax]
   mov
           ecx, DWORD PTR [ecx]
    mov
           eax, ecx
    cmp
           SHORT $LN4@comp
    jne
           eax, eax
    xor
    ret
$LN4@comp:
   xor
           edx, edx
    cmp
           eax, ecx
    setge
           dl
           eax, DWORD PTR [edx+edx-1]
   lea
           0
   ret
           ENDP
_comp
. . .
_numbers = -44
                     ; size = 40
_{i} = -4
                      ; size = 4
                      ; size = 4
_argc$ = 8
_argv$ = 12
                      ; size = 4
       PROC
_main
   push
            ebp
   mov
           ebp, esp
                                                 ; 0000002cH
    sub
           esp, 44
                                                 ; 00000764H
   {\tt mov}
           DWORD PTR _numbers$[ebp], 1892
           DWORD PTR _numbers$[ebp+4], 45
                                                 ; 0000002dH
   mov
                                                 ; 00000c8H
           DWORD PTR _numbers$[ebp+8], 200
    mov
           DWORD PTR _numbers$[ebp+12], -98
                                                 ; ffffff9eH
    mov
           DWORD PTR _numbers$[ebp+16], 4087
                                                ; 00000ff7H
    mov
```

CHAPTER 1. CODE PATTERNS

#### 1.18. POINTERS TO FUNCTIONS

```
DWORD PTR _numbers$[ebp+20], 5
        DWORD PTR _numbers$[ebp+24], -12345 ; ffffcfc7H
mov
        DWORD PTR _numbers$[ebp+28], 1087 ; 0000043fH
DWORD PTR _numbers$[ebp+32], 88 ; 00000058H
mov
mov
        DWORD PTR _numbers$[ebp+36], -100000; fffe7960H
mov
push
         OFFSET _comp
         4
push
         10
                                                  ; 0000000aH
push
        eax, DWORD PTR _numbers$[ebp]
lea
        eax
push
call
         _qsort
                                                  ; 0000010H
add
        esp, 16
```

Nothing surprising so far. As a fourth argument, an address of label \_comp is passed, that is just a place where function comp() located.

How qsort() calling it?

Let's take a look into this function located in MSVCR80.DLL (a MSVC DLL module with C standard library functions):

#### Listing 1.110: MSVCR80.DLL

```
.text:7816CBF0 ; void __cdecl qsort(void *, unsigned int, unsigned int, int (__cdecl *)(const
   void *, const void *))
                              public _qsort
.text:7816CBF0
.text:7816CBF0 _qsort
                            proc near
.text:7816CBF0
.text:7816CBF0 lo
                              = dword ptr -104h
.text:7816CBF0 hi
                              = dword ptr -100h
                             = dword ptr -OFCh
.text:7816CBF0 var_FC
.text:7816CBF0 stkptr
                             = dword ptr -0F8h
.text:7816CBF0 lostk
                              = dword ptr -0F4h
.text:7816CBF0 histk
                              = dword ptr -7Ch
.text:7816CBF0 base
                              = dword ptr 4
.text:7816CBF0 num
                            = dword ptr 8
.text:7816CBF0 width
                             = dword ptr OCh
.text:7816CBF0 comp
                              = dword ptr 10h
.text:7816CBF0
.text:7816CBF0
                                      esp, 100h
                              sub
.text:7816CCE0 loc_7816CCE0:
                                                      ; CODE XREF: _qsort+B1
.text:7816CCE0
                              shr
                                      eax, 1
.text:7816CCE2
                              imul
                                      eax, ebp
.text:7816CCE5
                              add
                                      eax, ebx
.text:7816CCE7
                                      edi, eax
                              mov
                              push
.text:7816CCE9
                                      edi
.text:7816CCEA
                              push
                                      ebx
.text:7816CCEB
                              call
                                      [esp+118h+comp]
                              add
                                      esp, 8
.text:7816CCF2
.text:7816CCF5
                                      eax, eax
                              test
.text:7816CCF7
                                      short loc_7816CD04
                              jle
```

comp —is fourth function argument. Here the control is just passed to the address in the comp argument. Before it, two arguments prepared for comp(). Its result is checked after its execution.

That's why it is dangerous to use pointers to functions. First of all, if you call qsort() with incorrect pointer to function, qsort() may pass control to incorrect point, a process may crash and this bug will be hard to find.

Second reason is the callback function types must comply strictly, calling wrong function with wrong arguments of wrong types may lead to serious problems, however, process crashing is not a big problem —big problem is to determine a reason of crashing —because compiler may be silent about potential trouble while compiling.

#### 1.18.1 GCC

Not a big difference:

Listing 1.111: GCC

```
lea
        eax, [esp+40h+var_28]
mov
        [esp+40h+var_40], eax
        [esp+40h+var_28], 764h
mov
        [esp+40h+var_24], 2Dh
mov
        [esp+40h+var_20], 0C8h
mov
        [esp+40h+var_1C], OFFFFFF9Eh
mov
        [esp+40h+var_18], OFF7h
mov
        [esp+40h+var_14], 5
mov
        [esp+40h+var_10], OFFFFCFC7h
mov
        [esp+40h+var_C], 43Fh
mov
        [esp+40h+var_8], 58h
mov
        [esp+40h+var_4], OFFFE7960h
mov
        [esp+40h+var_34], offset comp
mov
mov
        [esp+40h+var_38], 4
        [esp+40h+var_3C], OAh
mov
        _qsort
call
```

### comp() function:

```
public comp
comp
                 proc near
arg_0
                 = dword ptr
arg_4
                 = dword ptr
                               0Ch
                 push
                          ebp
                 mov
                          ebp, esp
                          eax, [ebp+arg_4]
                 mov
                          ecx, [ebp+arg_0]
                 mov
                          edx, [eax]
                 mov
                          eax, eax
                 xor
                          [ecx], edx
                 cmp
                          short loc_8048458
                 jnz
                 pop
                          ebp
                 retn
loc_8048458:
                         al
                 setnl
                          eax, al
                 movzx
                 lea
                          eax, [eax+eax-1]
                 pop
                          ebp
                 retn
                 endp
comp
```

qsort() implementation is located in the libc.so.6 and it is in fact just a wrapper <sup>119</sup> for qsort\_r(). It will call then quicksort(), where our defined function will be called via passed pointer:

Listing 1.112: (File libc.so.6, glibc version −2.10.1)

```
.text:0002DDF6 mov edx, [ebp+arg_10]
.text:0002DDF9 mov [esp+4], esi
.text:0002DDFD mov [esp], edi
.text:0002DE00 mov [esp+8], edx
.text:0002DE04 call [ebp+arg_C]
```

<sup>&</sup>lt;sup>119</sup> a concept like thunk function

# 1.19 64-bit values in 32-bit environment

In the 32-bit environment GPR's are 32-bit, so 64-bit values are passed as 32-bit value pairs <sup>120</sup>.

# 1.19.1 Arguments passing, addition, subtraction

```
#include <stdint.h>
uint64_t f1 (uint64_t a, uint64_t b)
{
        return a+b;
};

void f1_test ()
{
    #ifdef __GNUC__
        printf ("%1ld\n", f1(12345678901234, 23456789012345));
#else
        printf ("%164d\n", f1(12345678901234, 23456789012345));
#endif
};
uint64_t f2 (uint64_t a, uint64_t b)
{
        return a-b;
};
```

#### Listing 1.113: MSVC 2012 /Ox /Ob1

```
_a$ = 8
                                                           ; size = 8
_b = 16
                                                           ; size = 8
_f1
        PROC
                eax, DWORD PTR _a$[esp-4]
        mov
                eax, DWORD PTR _b$[esp-4]
        add
                edx, DWORD PTR _a$[esp]
        mov
                edx, DWORD PTR _b$[esp]
        adc
        ret
_f1
        ENDP
_f1_test PROC
        push
                5461
                                                           ; 00001555H
                                                           ; 75939f79H
        push
                1972608889
                2874
                                                           ; 00000b3aH
        push
        push
                1942892530
                                                           ; 73ce2ff2H
        call
                _f1
                edx
        push
        push
                OFFSET $SG1436; '%I64d', OaH, OOH
        push
        call
                _printf
                                                           ; 000001cH
        add
                esp, 28
_f1_test ENDP
        PROC
_f2
                eax, DWORD PTR _a$[esp-4]
        mov
                eax, DWORD PTR _b$[esp-4]
        sub
                edx, DWORD PTR _a$[esp]
        mov
        sbb
                edx, DWORD PTR _b$[esp]
        ret
```

<sup>&</sup>lt;sup>120</sup>By the way, 32-bit values are passed as pairs in 16-bit environment just as the same

```
_f2 ENDP
```

We may see in the f1\_test() function as each 64-bit value is passed by two 32-bit values, high part first, then low part.

Addition and subtraction occurring by pairs as well.

While addition, low 32-bit part are added first. If carry was occurred while addition, CF flag is set. The next ADC instruction adds high parts of values, but also adding 1 if CF=1.

Subtraction is also occurred by pairs. The very first SUB may also turn CF flag on, which will be checked in the subsequent SBB instruction: if carry flag is on, then 1 will also be subtracted from the result.

In a 32-bit environment, 64-bit values are returned from a functions in EDX:EAX registers pair. It is easily can be seen how f1() function is then passed to printf().

Listing 1.114: GCC 4.8.1 -O1 -fno-inline

```
_f1:
                eax, DWORD PTR [esp+12]
        mov
                edx, DWORD PTR [esp+16]
        mov
        add
                eax, DWORD PTR [esp+4]
                edx, DWORD PTR [esp+8]
        adc
        ret
_f1_test:
        sub
                esp, 28
        mov
                DWORD PTR [esp+8], 1972608889 ; 75939f79H
                DWORD PTR [esp+12], 5461
                                                  ; 00001555H
        mov
                DWORD PTR [esp], 1942892530
                                                  ; 73ce2ff2H
        mov
                DWORD PTR [esp+4], 2874
                                                  ; 00000b3aH
        mov
        call
                _f1
                DWORD PTR [esp+4], eax
        mov
                DWORD PTR [esp+8], edx
        mov
                DWORD PTR [esp], OFFSET FLAT:LCO; "%lld\12\0"
        mov
        call
                _printf
                esp, 28
        add
        ret
_f2:
                eax, DWORD PTR [esp+4]
        mov
                edx, DWORD PTR [esp+8]
        mov
        sub
                eax, DWORD PTR [esp+12]
        sbb
                edx, DWORD PTR [esp+16]
        ret
```

GCC code is the same.

# 1.19.2 Multiplication, division

```
#include <stdint.h>
uint64_t f3 (uint64_t a, uint64_t b)
{
        return a*b;
};

uint64_t f4 (uint64_t a, uint64_t b)
{
        return a/b;
};

uint64_t f5 (uint64_t a, uint64_t b)
```

```
return a % b;
};
```

# Listing 1.115: MSVC 2012 /Ox /Ob1

```
a = 8
                                                           ; size = 8
_b = 16
                                                           ; size = 8
_f3
        PROC
                DWORD PTR _b$[esp]
        push
                DWORD PTR _b$[esp]
        push
                DWORD PTR _a$[esp+8]
        push
                DWORD PTR _a$[esp+8]
        push
        call
                __allmul ; long long multiplication
        ret
_f3
        ENDP
a = 8
                                                           ; size = 8
_b = 16
                                                           ; size = 8
_f4
        PROC
                DWORD PTR _b$[esp]
        push
                DWORD PTR _b$[esp]
        push
                DWORD PTR _a$[esp+8]
        push
                DWORD PTR _a$[esp+8]
        push
        call
                __aulldiv ; unsigned long long division
        ret
_f4
        ENDP
_a = 8
                                                           ; size = 8
_b = 16
                                                           ; size = 8
_f5
        PROC
                DWORD PTR _b$[esp]
        push
                DWORD PTR _b$[esp]
        push
        push
                DWORD PTR _a$[esp+8]
                DWORD PTR _a$[esp+8]
        push
                __aullrem ; unsigned long long remainder
        call
        ret
        ENDP
_f5
```

Multiplication and division is more complex operation, so usually, the compiler embedds calls to the library functions doing that.

These functions meaning are here: 11.8.

Listing 1.116: GCC 4.8.1 -O3 -fno-inline

```
_f3:
        push
                ebx
                edx, DWORD PTR [esp+8]
        mov
                eax, DWORD PTR [esp+16]
        mov
                ebx, DWORD PTR [esp+12]
        mov
                ecx, DWORD PTR [esp+20]
        mov
                ebx, eax
        imul
                ecx, edx
        imul
        mul
                 edx
        add
                ecx, ebx
        add
                edx, ecx
        pop
                ebx
        ret
_f4:
        sub
                esp, 28
        mov
                eax, DWORD PTR [esp+40]
```

```
edx, DWORD PTR [esp+44]
                DWORD PTR [esp+8], eax
       mov
                eax, DWORD PTR [esp+32]
       mov
                DWORD PTR [esp+12], edx
        mov
                edx, DWORD PTR [esp+36]
       mov
                DWORD PTR [esp], eax
       mov
                DWORD PTR [esp+4], edx
       mov
                ___udivdi3 ; unsigned division
        call
        add
                esp, 28
       ret
_f5:
        sub
                esp, 28
                eax, DWORD PTR [esp+40]
       mov
                edx, DWORD PTR [esp+44]
       mov
                DWORD PTR [esp+8], eax
       mov
                eax, DWORD PTR [esp+32]
       mov
                DWORD PTR [esp+12], edx
       mov
                edx, DWORD PTR [esp+36]
       mov
       mov
                DWORD PTR [esp], eax
                DWORD PTR [esp+4], edx
       mov
        call
                ___umoddi3 ; unsigned modulo
        add
                esp, 28
       ret
```

GCC doing almost the same, but multiplication code is inlined right in the function, thinking it could be more efficient. GCC has different library function names: 11.7.

# 1.19.3 Shifting right

```
#include <stdint.h>
uint64_t f6 (uint64_t a)
{
    return a>>7;
};
```

# Listing 1.117: MSVC 2012 /Ox /Ob1

```
a = 8
                                                            ; size = 8
_f6
        PROC
                 eax, DWORD PTR _a$[esp-4]
        mov
                 edx, DWORD PTR _a$[esp]
        mov
        shrd
                 eax, edx, 7
        shr
                 edx, 7
        ret
                 0
        ENDP
_f6
```

# Listing 1.118: GCC 4.8.1 -O3 -fno-inline

```
_f6:

mov edx, DWORD PTR [esp+8]

mov eax, DWORD PTR [esp+4]

shrd eax, edx, 7

shr edx, 7

ret
```

Shifting also occurring in two passes: first lower part is shifting, then higher part. But the lower part is shifting with the help of SHRD instruction, it shifting EDX value by 7 bits, but pulling new bits from EAX, i.e., from the higher part. Higher part is shifting using more popular SHR instruction: indeed, freed bits in the higher part should be just filled with zeroes.

# 1.19.4 Converting of 32-bit value into 64-bit one

```
#include <stdint.h>
int64_t f7 (int64_t a, int64_t b, int32_t c)
{
    return a*b+c;
};
int64_t f7_main ()
{
    return f7(12345678901234, 23456789012345, 12345);
};
```

### Listing 1.119: MSVC 2012 /Ox /Ob1

```
_a$ = 8
                                                            ; size = 8
_{b} = 16
                                                            ; size = 8
_c = 24
                                                            ; size = 4
_f7
        PROC
        push
                esi
                DWORD PTR _b$[esp+4]
        push
        push
                DWORD PTR _b$[esp+4]
                DWORD PTR _a$[esp+12]
        push
                DWORD PTR _a$[esp+12]
        push
                 __allmul ; long long multiplication
        call
        mov
                ecx, eax
        mov
                eax, DWORD PTR _c$[esp]
                esi, edx
        mov
                 ; input: 32-bit value in EAX; output: 64-bit value in EDX:EAX
        cdq
        add
                eax, ecx
        adc
                edx, esi
                esi
        pop
                0
        ret
_f7
        ENDP
_f7_main PROC
                                                            ; 00003039H
        push
                12345
        push
                5461
                                                            ; 00001555H
                1972608889
                                                            ; 75939f79H
        push
                2874
                                                            : 00000b3aH
        push
                1942892530
                                                            ; 73ce2ff2H
        push
        call
                 _f7
                                                            ; 0000014H
        add
                esp, 20
        ret
_f7_main ENDP
```

Here we also run into necessity to extend 32-bit signed value from c into 64-bit signed. Unsigned values are converted straightforwardly: all bits in higher part should be set to 0. But it is not appropriate for signed data types: sign should be copied into higher part of resulting number. An instruction CDQ doing that here, it takes input value in EAX, extending value to 64-bit and leaving it in the EDX:EAX registers pair. In other words, CDQ instruction getting number sign in EAX (by getting just most significant bit in EAX), and depending of it, setting all 32-bits in EDX to 0 or 1. Its operation is somewhat similar to the MOVSX (1.11.1) instruction.

Listing 1.120: GCC 4.8.1 -O3 -fno-inline

```
_f7:

push edi
push esi
push ebx
mov esi, DWORD PTR [esp+16]
mov edi, DWORD PTR [esp+24]
```

```
ebx, DWORD PTR [esp+20]
        mov
                ecx, DWORD PTR [esp+28]
        mov
                eax, esi
        mov
        mul
                edi
                ebx, edi
        imul
                ecx, esi
        imul
                esi, edx
        mov
        add
                ecx, ebx
                ebx, eax
        mov
                eax, DWORD PTR [esp+32]
        mov
        add
                esi, ecx
                 ; input: 32-bit value in EAX; output: 64-bit value in EDX:EAX
        cdq
        add
                eax, ebx
        adc
                edx, esi
                ebx
        pop
                esi
        pop
                 edi
        pop
        ret
_f7_main:
                esp, 28
        sub
                                                           ; 00003039Н
                DWORD PTR [esp+16], 12345
        mov
                DWORD PTR [esp+8], 1972608889
        mov
                                                            ; 75939f79H
                DWORD PTR [esp+12], 5461
                                                           ; 00001555H
        mov
                DWORD PTR [esp], 1942892530
                                                            ; 73ce2ff2H
        mov
                DWORD PTR [esp+4], 2874
                                                            ; 00000b3aH
        mov
        call
                 _f7
        add
                esp, 28
        ret
```

GCC generates just the same code as MSVC, but inlines multiplication code right in the function.

# 1.20 SIMD

SIMD is just acronym: Single Instruction, Multiple Data.

As it is said, it is multiple data processing using only one instruction.

Just as FPU, that CPU subsystem looks like separate processor inside x86.

SIMD began as MMX in x86. 8 new 64-bit registers appeared: MM0-MM7.

Each MMX register may hold 2 32-bit values, 4 16-bit values or 8 bytes. For example, it is possible to add 8 8-bit values (bytes) simultaneously by adding two values in MMX-registers.

One simple example is graphics editor, representing image as a two dimensional array. When user change image brightness, the editor must add a coefficient to each pixel value, or to subtract. For the sake of brevity, our image may be grayscale and each pixel defined by one 8-bit byte, then it is possible to change brightness of 8 pixels simultaneously.

When MMX appeared, these registers was actually located in FPU registers. It was possible to use either FPU or MMX at the same time. One might think, Intel saved on transistors, but in fact, the reason of such symbiosis is simpler —older OS may not aware of additional CPU registers would not save them at the context switching, but will save FPU registers. Thus, MMX-enabled CPU + old OS + process utilizing MMX features = that all will work together.

SSE—is extension of SIMD registers up to 128 bits, now separately from FPU.

AVX—another extension to 256 bits.

Now about practical usage.

Of course, memory copying (memcpy), memory comparing (memcmp) and so on.

One more example: we got DES encryption algorithm, it takes 64-bit block, 56-bit key, encrypt block and produce 64-bit result. DES algorithm may be considered as a very large electronic circuit, with wires and AND/OR/NOT gates.

Bitslice DES<sup>121</sup> —is an idea of processing group of blocks and keys simultaneously. Let's say, variable of type *unsigned int* on x86 may hold up to 32 bits, so, it is possible to store there intermediate results for 32 blocks-keys pairs simultaneously, using 64+56 variables of *unsigned int* type.

I wrote an utility to brute-force Oracle RDBMS passwords/hashes (ones based on DES), slightly modified bitslice DES algorithm for SSE2 and AVX —now it is possible to encrypt 128 or 256 block-keys pairs simultaneously.

http://conus.info/utils/ops\_SIMD/

<sup>121</sup>http://www.darkside.com.au/bitslice/

#### 1.20.1 Vectorization

Vectorization<sup>122</sup>, for example, is when you have a loop taking couple of arrays at input and produces one array. Loop body takes values from input arrays, do something and put result into output array. It is important that there is only one single operation applied to each element. Vectorization —is to process several elements simultaneously.

Vectorization is not very fresh technology: author of this textbook saw it at least on Cray Y-MP supercomputer line from 1988 when played with its "lite" version Cray Y-MP EL 123.

For example:

```
for (i = 0; i < 1024; i++)
{
    C[i] = A[i]*B[i];
}</pre>
```

This fragment of code takes elements from A and B, multiplies them and save result into C.

If each array element we have is 32-bit *int*, then it is possible to load 4 elements from A into 128-bit XMM-register, from B to another XMM-registers, and by executing *PMULLD* (*Multiply Packed Signed Dword Integers and Store Low Result*) and PMULHW (*Multiply Packed Signed Integers and Store High Result*), it is possible to get 4 64-bit products at once.

Thus, loop body count is 1024/4 instead of 1024, that is 4 times less and, of course, faster.

Some compilers can do vectorization automatically in a simple cases, e.g., Intel  $C++^{124}$ .

I wrote tiny function:

#### Intel C++

Let's compile it with Intel C++ 11.1.051 win32:

icl intel.cpp /QaxSSE2 /Faintel.asm /Ox

We got (in IDA):

```
; int __cdecl f(int, int *, int *, int *)
                public ?f@@YAHHPAHOO@Z
?f@@YAHHPAHOO@Z proc near
var_10
                = dword ptr -10h
sz
                = dword ptr
                              4
                = dword ptr
                             8
ar1
                = dword ptr 0Ch
ar2
                = dword ptr
ar3
                             10h
                push
                         edi
                push
                         esi
                push
                         ebx
                         esi
                push
                         edx, [esp+10h+sz]
                mov
                test
                         edx, edx
                jle
                         loc_15B
                         eax, [esp+10h+ar3]
                mov
                         edx, 6
                 cmp
                         loc_143
                 jle
                 cmp
                         eax, [esp+10h+ar2]
                         short loc_36
                 jbe
```

<sup>&</sup>lt;sup>122</sup>Wikipedia: vectorization

<sup>&</sup>lt;sup>123</sup>Remotely. It is installed in the museum of supercomputers: http://www.cray-cyber.org

<sup>&</sup>lt;sup>124</sup>More about Intel C++ automatic vectorization: Excerpt: Effective Automatic Vectorization

```
mov
                         esi, [esp+10h+ar2]
                 sub
                         esi, eax
                 lea
                         ecx, ds:0[edx*4]
                 neg
                         esi
                         ecx, esi
                 cmp
                 jbe
                         short loc_55
loc_36:
                                          ; CODE XREF: f(int,int *,int *,int *)+21
                 cmp
                         eax, [esp+10h+ar2]
                         loc_143
                 jnb
                         esi, [esp+10h+ar2]
                 mov
                         esi, eax
                 sub
                 lea
                         ecx, ds:0[edx*4]
                 cmp
                         esi, ecx
                         loc_143
                 jb
loc_55:
                                          ; CODE XREF: f(int,int *,int *,int *)+34
                 cmp
                         eax, [esp+10h+ar1]
                         short loc_67
                 jbe
                 mov
                         esi, [esp+10h+ar1]
                 sub
                         esi, eax
                         esi
                 neg
                 cmp
                         ecx, esi
                 jbe
                         short loc_7F
loc_67:
                                          ; CODE XREF: f(int,int *,int *,int *)+59
                         eax, [esp+10h+ar1]
                 cmp
                 jnb
                         loc_143
                         esi, [esp+10h+ar1]
                 mov
                 sub
                         esi, eax
                         esi, ecx
                 cmp
                 jb
                         loc_143
loc_7F:
                                          ; CODE XREF: f(int,int *,int *,int *)+65
                         edi, eax
                 mov
                                          ; edi = ar1
                 and
                         edi, OFh
                                          ; is ar1 16-byte aligned?
                         short loc_9A
                 jz
                                          ; yes
                         edi, 3
                 test
                 jnz
                         loc_162
                         edi
                 neg
                         edi, 10h
                 add
                         edi, 2
                 shr
loc_9A:
                                          ; CODE XREF: f(int,int *,int *,int *)+84
                 lea
                         ecx, [edi+4]
                         edx, ecx
                 cmp
                         loc_162
                 jl
                         ecx, edx
                 mov
                 sub
                         ecx, edi
                         ecx, 3
                 and
                 neg
                         ecx
                 add
                         ecx, edx
                         edi, edi
                 test
                 jbe
                         short loc_D6
                 mov
                         ebx, [esp+10h+ar2]
                 mov
                         [esp+10h+var_10], ecx
                         ecx, [esp+10h+ar1]
                 mov
                         esi, esi
                 xor
loc_C1:
                                          ; CODE XREF: f(int,int *,int *,int *)+CD
                         edx, [ecx+esi*4]
                 mov
```

```
add
                         edx, [ebx+esi*4]
                         [eax+esi*4], edx
                mov
                inc
                         esi
                         esi, edi
                cmp
                         short loc_C1
                jb
                         ecx, [esp+10h+var_10]
                mov
                         edx, [esp+10h+sz]
                mov
loc_D6:
                                         ; CODE XREF: f(int,int *,int *,int *)+B2
                         esi, [esp+10h+ar2]
                mov
                         esi, [esi+edi*4]; is ar2+i*4 16-byte aligned?
                lea
                         esi, OFh
                test
                jz
                         short loc_109 ; yes!
                         ebx, [esp+10h+ar1]
                mov
                         esi, [esp+10h+ar2]
                mov
loc_ED:
                                         ; CODE XREF: f(int,int *,int *,int *)+105
                movdqu
                        xmm1, xmmword ptr [ebx+edi*4]
                movdqu xmm0, xmmword ptr [esi+edi*4]; ar2+i*4 is not 16-byte aligned, so load
    it to xmm0
                paddd
                        xmm1, xmm0
                movdqa
                        xmmword ptr [eax+edi*4], xmm1
                {\tt add}
                         edi, 4
                cmp
                         edi, ecx
                         short loc_ED
                jb
                         short loc_127
                jmp
loc_109:
                                         ; CODE XREF: f(int,int *,int *,int *)+E3
                        ebx, [esp+10h+ar1]
                mov
                        esi, [esp+10h+ar2]
                mov
loc_111:
                                         ; CODE XREF: f(int,int *,int *,int *)+125
                movdqu xmm0, xmmword ptr [ebx+edi*4]
                        xmm0, xmmword ptr [esi+edi*4]
                paddd
                movdqa
                        xmmword ptr [eax+edi*4], xmm0
                         edi, 4
                add
                         edi, ecx
                cmp
                jb
                         short loc_111
loc_127:
                                         ; CODE XREF: f(int,int *,int *,int *)+107
                                         ; f(int,int *,int *,int *)+164
                cmp
                         ecx, edx
                         short loc_15B
                jnb
                         esi, [esp+10h+ar1]
                mov
                         edi, [esp+10h+ar2]
                mov
loc_133:
                                          ; CODE XREF: f(int,int *,int *,int *)+13F
                         ebx, [esi+ecx*4]
                mov
                         ebx, [edi+ecx*4]
                add
                mov
                         [eax+ecx*4], ebx
                inc
                         ecx
                         ecx, edx
                cmp
                jb
                         short loc_133
                jmp
                         short loc_15B
                                          ; CODE XREF: f(int,int *,int *,int *)+17
loc_143:
                                          ; f(int,int *,int *,int *)+3A ...
                mov
                        esi, [esp+10h+ar1]
                         edi, [esp+10h+ar2]
                mov
```

```
xor
                         ecx, ecx
loc_14D:
                                           ; CODE XREF: f(int,int *,int *,int *)+159
                          ebx, [esi+ecx*4]
                 mov
                          ebx, [edi+ecx*4]
                 add
                          [eax+ecx*4], ebx
                 mov
                         ecx
                 inc
                 cmp
                         ecx, edx
                 jb
                         short loc_14D
loc_15B:
                                           ; CODE XREF: f(int,int *,int *,int *)+A
                                           ; f(int,int *,int *,int *)+129 ...
                         eax, eax
                         ecx
                 pop
                         ebx
                 pop
                         esi
                 pop
                 qoq
                         edi
                 retn
loc_162:
                                           ; CODE XREF: f(int,int *,int *,int *)+8C
                                           ; f(int,int *,int *,int *)+9F
                 xor
                         ecx, ecx
                         short loc_127
                 jmp
?f@@YAHHPAHOO@Z endp
```

#### SSE2-related instructions are:

- MOVDQU (Move Unaligned Double Quadword)—it just load 16 bytes from memory into a XMM-register.
- PADDD (Add Packed Integers)—adding 4 pairs of 32-bit numbers and leaving result in first operand. By the way, no exception raised in case of overflow and no flags will be set, just low 32-bit of result will be stored. If one of PADDD operands is address of value in memory, then address must be aligned on a 16-byte border. If it is not aligned, exception will be occurred 125.
- MOVDQA (Move Aligned Double Quadword)—the same as MOVDQU, but requires address of value in memory to be aligned on a 16-bit border. If it is not aligned, exception will be raised. MOVDQA works faster than MOVDQU, but requires aforesaid.

So, these SSE2-instructions will be executed only in case if there are more 4 pairs to work on plus pointer ar3 is aligned on a 16-byte border.

More than that, if ar2 is aligned on a 16-byte border too, this fragment of code will be executed:

```
movdqu xmm0, xmmword ptr [ebx+edi*4]; ar1+i*4
paddd xmm0, xmmword ptr [esi+edi*4]; ar2+i*4
movdqa xmmword ptr [eax+edi*4], xmm0; ar3+i*4
```

Otherwise, value from ar 2 will be loaded into XMMO using MOVDQU, it does not require aligned pointer, but may work slower:

```
movdqu xmm1, xmmword ptr [ebx+edi*4]; ar1+i*4
movdqu xmm0, xmmword ptr [esi+edi*4]; ar2+i*4 is not 16-byte aligned, so load it to xmm0
paddd xmm1, xmm0
movdqa xmmword ptr [eax+edi*4], xmm1; ar3+i*4
```

In all other cases, non-SSE2 code will be executed.

# GCC

GCC may also vectorize in a simple cases <sup>126</sup>, if to use -03 option and to turn on SSE2 support: -msse2. What we got (GCC 4.4.1):

```
; f(int, int *, int *, int *)

public _Z1fiPiS_S_
```

<sup>&</sup>lt;sup>125</sup>More about data aligning: Wikipedia: Data structure alignment

<sup>126</sup> More about GCC vectorization support: http://gcc.gnu.org/projects/tree-ssa/vectorization.html

```
_Z1fiPiS_S_
                proc near
var_18
                = dword ptr -18h
var_14
                = dword ptr -14h
var_10
                = dword ptr -10h
arg_0
                = dword ptr 8
arg_4
                = dword ptr
                              0Ch
                = dword ptr
                             10h
arg_8
arg_C
                = dword ptr
                             14h
                push
                         ebp
                mov
                         ebp, esp
                push
                         edi
                push
                         esi
                         ebx
                push
                         esp, OCh
                sub
                mov
                         ecx, [ebp+arg_0]
                         esi, [ebp+arg_4]
                mov
                         edi, [ebp+arg_8]
                mov
                mov
                         ebx, [ebp+arg_C]
                test
                         ecx, ecx
                jle
                         \verb|short loc_80484D8|
                cmp
                         ecx, 6
                lea
                         eax, [ebx+10h]
                         short loc_80484E8
                ja
loc_80484C1:
                                          ; CODE XREF: f(int,int *,int *,int *)+4B
                                          ; f(int,int *,int *,int *)+61 ...
                xor
                         eax, eax
                nop
                lea
                         esi, [esi+0]
loc_80484C8:
                                          ; CODE XREF: f(int,int *,int *,int *)+36
                         edx, [edi+eax*4]
                mov
                         edx, [esi+eax*4]
                add
                mov
                         [ebx+eax*4], edx
                         eax, 1
                add
                         eax, ecx
                cmp
                jnz
                         short loc_80484C8
loc_80484D8:
                                          ; CODE XREF: f(int,int *,int *,int *)+17
                                          ; f(int,int *,int *,int *)+A5
                add
                         esp, OCh
                         eax, eax
                xor
                         ebx
                pop
                         esi
                pop
                         edi
                pop
                         ebp
                pop
                retn
                align 8
loc_80484E8:
                                          ; CODE XREF: f(int,int *,int *,int *)+1F
                         bl, OFh
                test
                jnz
                         short loc_80484C1
                lea
                         edx, [esi+10h]
                         ebx, edx
                cmp
                         loc_8048578
                 jbe
loc_80484F8:
                                          ; CODE XREF: f(int,int *,int *,int *)+EO
                         edx, [edi+10h]
                lea
```

```
cmp
                         ebx, edx
                         short loc_8048503
                 ja
                         edi, eax
                 cmp
                         short loc_80484C1
                 jbe
loc_8048503:
                                          ; CODE XREF: f(int,int *,int *,int *)+5D
                         eax, ecx
                 mov
                 shr
                         eax, 2
                 mov
                          [ebp+var_14], eax
                 shl
                         eax, 2
                         eax, eax
                 test
                 mov
                          [ebp+var_10], eax
                 jz
                         short loc_8048547
                         [ebp+var_18], ecx
                 mov
                         ecx, [ebp+var_14]
                 mov
                 xor
                         eax, eax
                         edx, edx
                 xor
                 nop
loc_8048520:
                                          ; CODE XREF: f(int,int *,int *,int *)+9B
                         xmm1, xmmword ptr [edi+eax]
                 movdqu
                 movdqu
                         xmm0, xmmword ptr [esi+eax]
                 {\tt add}
                         edx, 1
                 paddd
                         xmm0, xmm1
                movdqa
                         xmmword ptr [ebx+eax], xmm0
                         eax, 10h
                 add
                         edx, ecx
                 cmp
                 jb
                         short loc_8048520
                         ecx, [ebp+var_18]
                 mov
                         eax, [ebp+var_10]
                 mov
                 cmp
                         ecx, eax
                         short loc_80484D8
                 jz
loc_8048547:
                                          ; CODE XREF: f(int,int *,int *,int *)+73
                         edx, ds:0[eax*4]
                 lea
                 add
                         esi, edx
                 add
                         edi, edx
                 add
                         ebx, edx
                 lea
                         esi, [esi+0]
loc_8048558:
                                          ; CODE XREF: f(int,int *,int *,int *)+CC
                         edx, [edi]
                 mov
                 add
                         eax, 1
                 add
                         edi, 4
                 add
                         edx, [esi]
                 add
                         esi, 4
                 mov
                         [ebx], edx
                 add
                         ebx, 4
                         ecx, eax
                 cmp
                         short loc_8048558
                 jg
                 add
                         esp, 0Ch
                 xor
                         eax, eax
                         ebx
                 pop
                 pop
                         esi
                 pop
                         edi
                         ebp
                 pop
                 retn
loc_8048578:
                                          ; CODE XREF: f(int,int *,int *,int *)+52
                 cmp
                         eax, esi
```

```
jnb loc_80484C1
jmp loc_80484F8
_Z1fiPiS_S_ endp
```

Almost the same, however, not as meticulously as Intel C++ doing it.

# 1.20.2 SIMD strlen() implementation

It should be noted the SIMD<sup>127</sup>-instructions may be inserted into C/C++ code via special macros<sup>128</sup>. As of MSVC, some of them are located in the intrin.h file.

It is possible to implement strlen() function<sup>129</sup> using SIMD-instructions, working 2-2.5 times faster than common implementation. This function will load 16 characters into a XMM-register and check each against zero.

```
size_t strlen_sse2(const char *str)
{
    register size_t len = 0;
    const char *s=str;
    bool str_is_aligned=(((unsigned int)str)&0xFFFFFFF0) == (unsigned int)str;
    if (str_is_aligned==false)
        return strlen (str);
    __m128i xmm0 = _mm_setzero_si128();
    __m128i xmm1;
    int mask = 0;
    for (;;)
    {
        xmm1 = _mm_load_si128((__m128i *)s);
        xmm1 = _mm_cmpeq_epi8(xmm1, xmm0);
        if ((mask = _mm_movemask_epi8(xmm1)) != 0)
            unsigned long pos;
            _BitScanForward(&pos, mask);
            len += (size_t)pos;
            break;
        }
        s += sizeof(\_m128i);
        len += sizeof(__m128i);
    };
    return len;
}
```

(the example is based on source code from there). Let's compile in MSVC 2010 with /0x option:

```
_{pos}75552 = -4
                          ; size = 4
_str$ = 8
                          ; size = 4
?strlen_sse2@@YAIPBD@Z PROC ; strlen_sse2
    push
             ebp
    mov
             ebp, esp
    and
             esp, -16
                                   ; fffffffOH
             eax, DWORD PTR _str$[ebp]
    mov
                                   ; 000000cH
    sub
             esp, 12
    push
             esi
    mov
             esi, eax
```

<sup>&</sup>lt;sup>127</sup>Single instruction, multiple data

<sup>&</sup>lt;sup>128</sup>MSDN: MMX, SSE, and SSE2 Intrinsics

 $<sup>^{\</sup>rm 129} {\rm strlen}()$  —standard C library function for calculating string length

```
and
             esi, -16
                                  ; fffffffOH
    xor
             edx, edx
             ecx, eax
    mov
    cmp
             esi, eax
             SHORT $LN4@strlen_sse
    jе
    lea
             edx, DWORD PTR [eax+1]
    npad
$LL11@strlen_sse:
             cl, BYTE PTR [eax]
   mov
    inc
             eax
    test
             cl, cl
             SHORT $LL11@strlen_sse
    jne
    sub
             eax, edx
             esi
    pop
    mov
             esp, ebp
             ebp
    pop
    ret
$LN4@strlen_sse:
             xmm1, XMMWORD PTR [eax]
    movdqa
    pxor
             xmm0, xmm0
    pcmpeqb xmm1, xmm0
    pmovmskb eax, xmm1
    test
             eax, eax
             SHORT $LN9@strlen_sse
    jne
$LL3@strlen_sse:
             xmm1, XMMWORD PTR [ecx+16]
    movdqa
             ecx, 16
                                          ; 0000010H
    add
    pcmpeqb xmm1, xmm0
    add
             edx, 16
                                          ; 0000010H
    pmovmskb eax, xmm1
    test
             eax, eax
             SHORT $LL3@strlen_sse
    jе
$LN9@strlen_sse:
    bsf
             eax, eax
    mov
             ecx, eax
             DWORD PTR _pos$75552[esp+16], eax
    mov
             eax, DWORD PTR [ecx+edx]
    lea
    pop
             esi
             esp, ebp
    mov
             ebp
    pop
             0
    ret
?strlen_sse200YAIPBD0Z ENDP
                                             ; strlen_sse2
```

First of all, we check str pointer, if it is aligned on a 16-byte border. If not, let's call generic strlen() implementation. Then, load next 16 bytes into the XMM1 register using MOVDQA instruction.

Observant reader might ask, why MOVDQU cannot be used here since it can load data from the memory regardless the fact if the pointer aligned or not.

Yes, it might be done in this way: if pointer is aligned, load data using MOVDQA, if not —use slower MOVDQU.

But here we are may stick into hard to notice caveat:

In Windows NT line of OS but not limited to it, memory allocated by pages of 4 KiB (4096 bytes). Each win32-process has ostensibly 4 GiB, but in fact, only some parts of address space are connected to real physical memory. If the process accessing to the absent memory block, exception will be raised. That's how virtual memory works<sup>130</sup>.

So, a function loading 16 bytes at once, may step over a border of allocated memory block. Let's consider, OS allocated 8192 (0x2000) bytes at the address 0x008c0000. Thus, the block is the bytes starting from address 0x008c0000 to 0x008c1fff inclusive

After the block, that is, starting from address 0x008c2000 there is nothing at all, e.g., OS not allocated any memory there. Attempt to access a memory starting from the address will raise exception.

And let's consider, the program holding a string containing 5 characters almost at the end of block, and that is not a crime.

<sup>130</sup>http://en.wikipedia.org/wiki/Page\_(computer\_memory)

0x008c1ff8	'h'
0x008c1ff9	'e'
0x008c1ffa	'['
0x008c1ffb	'['
0x008c1ffc	'o'
0x008c1ffd	'\x00'
0x008c1ffe	random noise
0x008c1fff	random noise

So, in common conditions the program calling strlen() passing it a pointer to string 'hello' lying in memory at address 0x008c1ff8. strlen() will read one byte at a time until 0x008c1ffd, where zero-byte, and so here it will stop working.

Now if we implement our own strlen() reading 16 byte at once, starting at any address, will it be aligned or not, MOVDQU may attempt to load 16 bytes at once at address 0x008c1ff8 up to 0x008c2008, and then exception will be raised. That's the situation to be avoided, of course.

So then we'll work only with the addresses aligned on a 16 byte border, what in combination with a knowledge of OS page size is usually aligned on a 16-byte border too, give us some warranty our function will not read from unallocated memory.

Let's back to our function.

\_mm\_setzero\_si128()—is a macro generating pxor xmm0, xmm0—instruction just clears the XMM0 register

\_mm\_load\_si128()—is a macro for MOVDQA, it just loading 16 bytes from the address in the XMM1 register.

\_mm\_cmpeq\_epi8()—is a macro for PCMPEQB, is an instruction comparing two XMM-registers bytewise.

And if some byte was equals to other, there will be 0xff at this point in the result or 0 if otherwise.

For example.

After pcmpeqb xmm1, xmm0 execution, the XMM1 register shall contain:

#### 

In our case, this instruction comparing each 16-byte block with the block of 16 zero-bytes, was set in the XMMO register by pxor xmm0, xmm0.

The next macro is  ${\tt \_mm\_movemask\_epi8()}$  —that is PMOVMSKB instruction.

It is very useful if to use it with PCMPEQB.

pmovmskb eax, xmm1

This instruction will set first EAX bit into 1 if most significant bit of the first byte in the XMM1 is 1. In other words, if first byte of the XMM1 register is 0xff, first EAX bit will be set to 1 too.

If second byte in the XMM1 register is 0xff, then second EAX bit will be set to 1 too. In other words, the instruction is answer to the question which bytes in the XMM1 are 0xff? And will prepare 16 bits in the EAX register. Other bits in the EAX register are to be cleared.

By the way, do not forget about this feature of our algorithm:

There might be 16 bytes on input like hello\x00garbage\x00ab

It is a 'hello' string, terminating zero, and also a random noise in memory.

If we load these 16 bytes into XMM1 and compare them with zeroed XMM0, we will get something like (I use here order from MSB<sup>131</sup> to LSB<sup>132</sup>):

### XMM1: 0000ff0000000000000ff000000000

This means, the instruction found two zero bytes, and that is not surprising.

PMOVMSKB in our case will prepare EAX like (in binary representation): 001000000100000b.

Obviously, our function must consider only first zero bit and ignore the rest ones.

The next instruction—BSF (Bit Scan Forward). This instruction find first bit set to 1 and stores its position into first operand.

#### EAX=0010000000100000b

After bsf eax, eax instruction execution, EAX will contain 5, this means, 1 found at 5th bit position (starting from zero). MSVC has a macro for this instruction: \_BitScanForward.

Now it is simple. If zero byte found, its position added to what we already counted and now we have ready to return result. Almost all.

By the way, it is also should be noted, MSVC compiler emitted two loop bodies side by side, for optimization.

By the way, SSE 4.2 (appeared in Intel Core i7) offers more instructions where these string manipulations might be even easier: http://www.strchr.com/strcmp\_and\_strlen\_using\_sse\_4.2

<sup>131</sup> most significant bit

<sup>&</sup>lt;sup>132</sup>least significant bit

#### 1.21 64 bits

# 1.21.1 x86-64

It is a 64-bit extension to x86-architecture.

From the reverse engineer's perspective, most important differences are:

• Almost all registers (except FPU and SIMD) are extended to 64 bits and got r- prefix. 8 additional registers added. Now GPR's are: rax, rbx, rcx, rdx, rbp, rsp, rsi, rdi, r8, r9, r10, r11, r12, r13, r14, r15.

It is still possible to access to *older* register parts as usual. For example, it is possible to access lower 32-bit part of the RAX register using EAX.

New r8-r15 registers also has its *lower parts*: r8d-r15d (lower 32-bit parts), r8w-r15w (lower 16-bit parts), r8b-r15b (lower 8-bit parts).

SIMD-registers number are doubled: from 8 to 16: XMM0-XMM15.

• In Win64, function calling convention is slightly different, somewhat resembling fastcall (3.4.3). First 4 arguments stored in the RCX, RDX, R8, R9 registers, others —in the stack. Caller function must also allocate 32 bytes so the callee may save there 4 first arguments and use these registers for own needs. Short functions may use arguments just from registers, but larger may save their values on the stack.

See also section about calling conventions (3.4).

- C int type is still 32-bit for compatibility.
- All pointers are 64-bit now.

This provokes irritation sometimes: now one need twice as much memory for storing pointers, including, cache memory, despite the fact x64 CPUs addresses only 48 bits of external RAM.

Since now registers number are doubled, compilers has more space now for maneuvering calling register allocation. What it meanings for us, emitted code will contain less local variables.

For example, function calculating first S-box of DES encryption algorithm, it processing 32/64/128/256 values at once (depending on DES\_type type (uint32, uint64, SSE2 or AVX)) using bitslice DES method (read more about this technique here (1.20)):

```
* Generated S-box files.
 * This software may be modified, redistributed, and used for any purpose,
 * so long as its origin is acknowledged.
 * Produced by Matthew Kwan - March 1998
 */
#ifdef _WIN64
#define DES_type unsigned __int64
#else
#define DES_type unsigned int
#endif
void
s1 (
    DES_type
                a1,
    DES_type
                a2,
    DES_type
                a3,
    DES_type
    DES_type
                a5,
    DES_type
                a6,
    DES_type
                *out1,
    DES_type
                *out2,
                *out3,
    DES_type
    DES_type
                *out4
    DES_type
                x1, x2, x3, x4, x5, x6, x7, x8;
```

```
DES_type
            x9, x10, x11, x12, x13, x14, x15, x16;
            x17, x18, x19, x20, x21, x22, x23, x24;
DES_type
            x25, x26, x27, x28, x29, x30, x31, x32;
DES_type
            x33, x34, x35, x36, x37, x38, x39, x40;
DES_type
            x41, x42, x43, x44, x45, x46, x47, x48;
DES_type
DES_type
            x49, x50, x51, x52, x53, x54, x55, x56;
x1 = a3 \& ~a5;
x2 = x1 ^ a4;
x3 = a3 \& ~a4;
x4 = x3 | a5;
x5 = a6 \& x4;
x6 = x2 ^ x5;
x7 = a4 \& ~a5;
x8 = a3 ^ a4;
x9 = a6 \& ~x8;
x10 = x7 ^ x9;
x11 = a2 | x10;
x12 = x6 ^ x11;
x13 = a5 ^ x5;
x14 = x13 \& x8;
x15 = a5 \& ~a4;
x16 = x3 ^ x14;
x17 = a6 | x16;
x18 = x15 ^ x17;
x19 = a2 | x18;
x20 = x14 ^ x19;
x21 = a1 & x20;
x22 = x12 ^ x21;
*out2 ^= x22;
x23 = x1 | x5;
x24 = x23 ^ x8;
x25 = x18 \& ~x2;
x26 = a2 \& ~x25;
x27 = x24 ^ x26;
x28 = x6 | x7;
x29 = x28 ^ x25;
x30 = x9 ^ x24;
x31 = x18 \& ~x30;
x32 = a2 \& x31;
x33 = x29 ^ x32;
x34 = a1 \& x33;
x35 = x27 ^ x34;
*out4 ^= x35;
x36 = a3 \& x28;
x37 = x18 \& ~x36;
x38 = a2 | x3;
x39 = x37 ^ x38;
x40 = a3 | x31;
x41 = x24 \& ~x37;
x42 = x41 | x3;
x43 = x42 \& ^a2;
x44 = x40 ^ x43;
x45 = a1 \& ~x44;
x46 = x39 ^ x45;
*out1 ^= x46;
x47 = x33 \& ~x9;
x48 = x47 ^ x39;
x49 = x4 ^ x36;
x50 = x49 \& ~x5;
x51 = x42 \mid x18;
```

```
x52 = x51 ^ a5;

x53 = a2 & ~x52;

x54 = x50 ^ x53;

x55 = a1 | x54;

x56 = x48 ^ ~x55;

*out3 ^= x56;

}
```

There is a lot of local variables. Of course, not all those will be in local stack. Let's compile it with MSVC 2008 with /0x option:

Listing 1.121: Optimizing MSVC 2008

```
PUBLIC
          _s1
; Function compile flags: /Ogtpy
_TEXT
        SEGMENT
_x6$ = -20
                    ; size = 4
_x3$ = -16
                   ; size = 4
_x1$ = -12
                    ; size = 4
_x8$ = -8
                    ; size = 4
_x4\$ = -4
                    ; size = 4
_a1$ = 8
                    ; size = 4
_a2$ = 12
                    ; size = 4
                    ; size = 4
_a3$ = 16
_x33$ = 20
                   ; size = 4
_{x7} = 20
                   ; size = 4
_a4$ = 20
                   ; size = 4
a5$ = 24
                   ; size = 4
tv326 = 28
                    ; size = 4
_x36$ = 28
                    ; size = 4
x28 = 28
                    ; size = 4
a6$ = 28
                    ; size = 4
_{out1} = 32
                   ; size = 4
_x24$ = 36
                    ; size = 4
_{out2} = 36
                    ; size = 4
_{\text{out3}} = 40
                    ; size = 4
_{\text{out4}} = 44
                    ; size = 4
_s1
      PROC
    sub
           esp, 20
                                       ; 0000014H
           edx, DWORD PTR _a5$[esp+16]
    mov
    push
           ebx
    mov
           ebx, DWORD PTR _a4$[esp+20]
           ebp
   push
   push
           esi
           esi, DWORD PTR _a3$[esp+28]
   mov
    push
           edi
    mov
           edi, ebx
           edi
    not
           ebp, edi
    mov
           edi, DWORD PTR _a5$[esp+32]
    and
           ecx, edx
    mov
           ecx
    not.
           ebp, esi
    and
    mov
           eax, ecx
    and
           eax, esi
    and
           ecx, ebx
           DWORD PTR _x1$[esp+36], eax
    mov
    xor
           eax, ebx
    mov
           esi, ebp
           esi, edx
    or
           DWORD PTR _x4$[esp+36], esi
    mov
           esi, DWORD PTR _a6$[esp+32]
    and
```

```
mov
       DWORD PTR _x7$[esp+32], ecx
mov
       edx, esi
       edx, eax
xor
       DWORD PTR _x6[esp+36], edx
mov
       edx, DWORD PTR _a3$[esp+32]
mov
       edx, ebx
xor
       ebx, esi
mov
       ebx, DWORD PTR _a5$[esp+32]
xor
       DWORD PTR _x8$[esp+36], edx
mov
and
       ebx, edx
       ecx, edx
mov
       edx, ebx
mov
xor
       edx, ebp
       edx, DWORD PTR _a6$[esp+32]
or
       ecx
not
       ecx, DWORD PTR _a6$[esp+32]
and
       edx, edi
xor
       edi, edx
mov
       edi, DWORD PTR _a2$[esp+32]
or
       DWORD PTR _x3$[esp+36], ebp
mov
       ebp, DWORD PTR _a2$[esp+32]
mov
       edi, ebx
xor
       edi, DWORD PTR _a1$[esp+32]
and
       ebx, ecx
mov
       ebx, DWORD PTR _x7$[esp+32]
xor
       edi
not
       ebx, ebp
or
       edi, ebx
xor
mov
       ebx, edi
       edi, DWORD PTR _out2$[esp+32]
mov
       ebx, DWORD PTR [edi]
xor
not
       ebx, DWORD PTR _x6$[esp+36]
xor
       eax, edx
and
       DWORD PTR [edi], ebx
mov
       ebx, DWORD PTR _x7$[esp+32]
mov
       ebx, DWORD PTR _x6$[esp+36]
or
       edi, esi
mov
or
       edi, DWORD PTR _x1$[esp+36]
       DWORD PTR _x28$[esp+32], ebx
mov
       edi, DWORD PTR _x8$[esp+36]
xor
       DWORD PTR _x24$[esp+32], edi
mov
xor
       edi, ecx
       edi
not
       edi, edx
and
       ebx, edi
mov
and
       ebx, ebp
       ebx, DWORD PTR _x28$[esp+32]
xor
       ebx, eax
xor
not
       eax
mov
       DWORD PTR _x33$[esp+32], ebx
       ebx, DWORD PTR _a1$[esp+32]
and
and
       eax, ebp
xor
       eax, ebx
mov
       ebx, DWORD PTR _out4$[esp+32]
       eax, DWORD PTR [ebx]
xor
       eax, DWORD PTR _x24$[esp+32]
xor
       DWORD PTR [ebx], eax
mov
       eax, DWORD PTR _x28$[esp+32]
mov
and
       eax, DWORD PTR _a3$[esp+32]
       ebx, DWORD PTR _x3$[esp+36]
mov
```

```
or
           edi, DWORD PTR _a3$[esp+32]
           DWORD PTR _x36$[esp+32], eax
   mov
           eax
   not
   and
           eax, edx
           ebx, ebp
   or
           ebx, eax
   xor
           eax
   not
           eax, DWORD PTR _x24$[esp+32]
   and
   {\tt not}
           eax, DWORD PTR _x3$[esp+36]
   or
           esi
   not
           ebp, eax
   and
   or
           eax, edx
           eax, DWORD PTR _a5$[esp+32]
   xor
           edx, DWORD PTR _x36$[esp+32]
   mov
           edx, DWORD PTR _x4$[esp+36]
   xor
           ebp, edi
   xor
           edi, DWORD PTR _out1$[esp+32]
   mov
   not
           eax, DWORD PTR _a2$[esp+32]
   and
   not
           ebp
           ebp, DWORD PTR _a1$[esp+32]
   and
   and
           edx, esi
           eax, edx
   xor
           eax, DWORD PTR _a1$[esp+32]
   or
           ebp
   not
           ebp, DWORD PTR [edi]
   xor
   not
           ecx
   and
           ecx, DWORD PTR _x33$[esp+32]
   xor
           ebp, ebx
   not
           eax
           DWORD PTR [edi], ebp
   mov
           eax, ecx
   xor
           ecx, DWORD PTR _out3$[esp+32]
   mov
           eax, DWORD PTR [ecx]
   xor
           edi
   pop
           esi
   pop
   xor
           eax, ebx
   pop
           ebp
           DWORD PTR [ecx], eax
   mov
           ebx
   pop
                                        ; 0000014H
           esp, 20
   add
   ret
      ENDP
_s1
```

5 variables was allocated in local stack by compiler. Now let's try the same thing in 64-bit version of MSVC 2008:

Listing 1.122: Optimizing MSVC 2008

```
a1$ = 56

a2$ = 64

a3$ = 72

a4$ = 80

x36$1$ = 88

a5$ = 88

a6$ = 96

out1$ = 104

out2$ = 112

out3$ = 120

out4$ = 128

s1 PROC
```

```
$LN3:
           QWORD PTR [rsp+24], rbx
    mov
           QWORD PTR [rsp+32], rbp
    mov
           QWORD PTR [rsp+16], rdx
    mov
           QWORD PTR [rsp+8], rcx
    mov
    push
           rsi
           rdi
   push
           r12
   push
   push
           r13
          r14
   push
          r15
   push
           r15, QWORD PTR a5$[rsp]
   mov
   mov
           rcx, QWORD PTR a6$[rsp]
   mov
          rbp, r8
          r10, r9
   mov
          rax, r15
   mov
   mov
          rdx, rbp
   not
          rax
          rdx, r9
   xor
           r10
   not
          r11, rax
   mov
    and
          rax, r9
           rsi, r10
   mov
    mov
           QWORD PTR x36$1$[rsp], rax
           r11, r8
    and
          rsi, r8
    and
           r10, r15
    and
           r13, rdx
    mov
   mov
          rbx, r11
   xor
          rbx, r9
          r9, QWORD PTR a2$[rsp]
   mov
          r12, rsi
   mov
   or
         r12, r15
          r13
   not
           r13, rcx
    and
           r14, r12
    mov
          r14, rcx
    and
          rax, r14
   mov
   mov
          r8, r14
          r8, rbx
   xor
          rax, r15
    xor
          rbx
   not
           rax, rdx
    and
          rdi, rax
   mov
   xor
          rdi, rsi
          rdi, rcx
    or
         rdi, r10
    xor
   and rbx, rdi
          rcx, rdi
   mov
          rcx, r9
    or
           rcx, rax
   xor
          rax, r13
   mov
          rax, QWORD PTR x36$1$[rsp]
   xor
          rcx, QWORD PTR a1$[rsp]
    and
    or
          rax, r9
   not
          rcx
           rcx, rax
   xor
           rax, QWORD PTR out2$[rsp]
    mov
           rcx, QWORD PTR [rax]
    xor
    xor
           rcx, r8
   mov
           QWORD PTR [rax], rcx
```

```
mov
      rax, QWORD PTR x36$1$[rsp]
      rcx, r14
mov
      rax, r8
or
      rcx, r11
or
      r11, r9
mov
xor
      rcx, rdx
       QWORD PTR x36$1$[rsp], rax
mov
      r8, rsi
mov
mov
      rdx, rcx
      rdx, r13
xor
      rdx
not
      rdx, rdi
and
mov
      r10, rdx
and
      r10, r9
    r10, rax
xor
xor r10, rbx
not rbx
    rbx, r9
and
      rax, r10
mov
      rax, QWORD PTR a1$[rsp]
and
      rbx, rax
xor
      rax, QWORD PTR out4$[rsp]
mov
      rbx, QWORD PTR [rax]
xor
xor
      rbx, rcx
       QWORD PTR [rax], rbx
mov
      rbx, QWORD PTR x36$1$[rsp]
mov
      rbx, rbp
and
      r9, rbx
mov
not
      r9
and
      r9, rdi
     r8, r11
or
mov
    rax, QWORD PTR out1$[rsp]
xor
    r8, r9
      r9
not
      r9, rcx
and
or
      rdx, rbp
      rbp, QWORD PTR [rsp+80]
mov
      r9, rsi
or
xor
      rbx, r12
      rcx, r11
mov
      rcx
not
      r14
not
      r13
not
      rcx, r9
and
or
      r9, rdi
    rbx, r14
and
xor r9, r15
xor rcx, rdx
      rdx, QWORD PTR a1$[rsp]
mov
     r9
not
not
      rcx
      r13, r10
and
and
    r9, r11
and
    rcx, rdx
xor
      r9, rbx
mov
      rbx, QWORD PTR [rsp+72]
not
      rcx
      rcx, QWORD PTR [rax]
xor
or
      r9, rdx
not
      r9
    rcx, r8
xor
```

1.22. C99 RESTRICT CHAPTER 1. CODE PATTERNS

```
QWORD PTR [rax], rcx
    mov
            rax, QWORD PTR out3$[rsp]
    mov
            r9, r13
    xor
            r9, QWORD PTR [rax]
    xor
            r9. r8
            QWORD PTR [rax], r9
    mov
            r15
    pop
            r14
    pop
            r13
    pop
            r12
    pop
            rdi
    pop
    pop
            rsi
    ret
s1
      ENDP
```

Nothing allocated in local stack by compiler, x36 is synonym for a5.

By the way, we can see here, the function saved RCX and RDX registers in allocated by caller space, but R8 and R9 are not saved but used from the beginning.

By the way, there are CPUs with much more GPR's, e.g. Itanium (128 registers).

#### 1.21.2 ARM

In ARM, 64-bit instructions are appeared in ARMv8.

# 1.22 **C99 restrict**

Here is a reason why FORTRAN programs, in some cases, works faster than C/C++ ones.

That's very simple example with one specific thing in it: pointer to update\_me array could be a pointer to sum array, product array, or even sum\_product array—since it is not a crime in it, right?

Compiler is fully aware about it, so it generates a code with four stages in loop body:

- calculate next sum[i]
- calculate next product[i]
- calculate next update\_me[i]
- calculate next sum\_product[i]—on this stage, we need to load from memory already calculated sum[i] and product[i]

Is it possible to optimize the last stage? Since already calculated <code>sum[i]</code> and <code>product[i]</code> are not necessary to load from memory again, because we already calculated them. Yes, but compiler is not sure that nothing was overwritten on 3rd stage! This is called "pointer aliasing", a situation, when compiler cannot be sure that a memory to which a pointer is pointing, was not changed.

restrict in C99 standard [13, 6.7.3/1] is a promise, given by programmer to compiler the function arguments marked by this keyword will always be pointing to different memory locations and never be crossed.

If to be more precise and describe this formally, *restrict* shows that only this pointer is to be used to access an object, with which we are working via this pointer, and no other pointer will be used for it. It can be even said the object will be accessed only via one single pointer, if it is marked as *restrict*.

Let's add this keyword to each argument-pointer:

1.22. C99 RESTRICT CHAPTER 1. CODE PATTERNS

Let's see results:

Listing 1.123: GCC x64: f1()

```
f1:
                r15 r14 r13 r12 rbp rdi rsi rbx
        push
                r13, QWORD PTR 120[rsp]
        mov
        mov
                rbp, QWORD PTR 104[rsp]
        mov
                r12, QWORD PTR 112[rsp]
                r13, r13
        test
                 .L1
        jе
                r13, 1
        add
        xor
                ebx, ebx
                edi, 1
        mov
                r11d, r11d
        xor
                 .L4
        jmp
.L6:
                r11, rdi
        mov
        mov
                rdi, rax
.L4:
                rax, 0[0+r11*4]
        lea
                r10, [rcx+rax]
        lea
                r14, [rdx+rax]
        lea
        lea
                rsi, [r8+rax]
                rax, r9
        add
                r15d, DWORD PTR [r10]
        mov
                r15d, DWORD PTR [r14]
        add
                DWORD PTR [rsi], r15d
        mov
                                                ; store to sum[]
                r10d, DWORD PTR [r10]
        mov
                r10d, DWORD PTR [r14]
        imul
                                                ; store to product[]
                DWORD PTR [rax], r10d
        mov
                DWORD PTR [r12+r11*4], ebx
                                                ; store to update_me[]
        mov
                ebx, 123
        add
                                                ; reload sum[i]
        mov
                r10d, DWORD PTR [rsi]
                r10d, DWORD PTR [rax]
                                                ; reload product[i]
        add
        lea
                rax, 1[rdi]
                rax, r13
        cmp
                DWORD PTR 0[rbp+r11*4], r10d ; store to sum_product[]
        mov
                 .L6
        jne
.L1:
                rbx rsi rdi rbp r12 r13 r14 r15
        pop
        ret
```

Listing 1.124: GCC x64: f2()

```
f2:

push r13 r12 rbp rdi rsi rbx

mov r13, QWORD PTR 104[rsp]

mov rbp, QWORD PTR 88[rsp]
```

1.23. INLINE FUNCTIONS CHAPTER 1. CODE PATTERNS

```
r12, QWORD PTR 96[rsp]
        test
                r13, r13
                 .L7
        jе
                r13, 1
        add
                r10d, r10d
        xor
                edi, 1
        mov
                eax, eax
        xor
                 .L10
        jmp
.L11:
                rax, rdi
        mov
                rdi, r11
        mov
.L10:
        mov
                esi, DWORD PTR [rcx+rax*4]
                r11d, DWORD PTR [rdx+rax*4]
        mov
                DWORD PTR [r12+rax*4], r10d ; store to update_me[]
        mov
        add
                r10d, 123
                ebx, [rsi+r11]
        lea
        imul
                r11d, esi
                DWORD PTR [r8+rax*4], ebx
                                               ; store to sum[]
        mov
                DWORD PTR [r9+rax*4], r11d
        mov
                                               ; store to product[]
        add
                r11d, ebx
                DWORD PTR 0[rbp+rax*4], r11d ; store to sum_product[]
        mov
        lea
                r11, 1[rdi]
                r11, r13
        cmp
                 .L11
        jne
.L7:
                rbx rsi rdi rbp r12 r13
        pop
        ret
```

The difference between compiled f1() and f2() function is as follows: in f1(), sum[i] and product[i] are reloaded in the middle of loop, and in f2() there are no such thing, already calculated values are used, since we "promised" to compiler, that no one and nothing will change values in sum[i] and product[i] while execution of loop body, so it is "sure" the value from memory may not be loaded again. Obviously, second example will work faster.

But what if pointers in function arguments will be crossed somehow? This will be on programmer's conscience, but results will be incorrect.

Let's back to FORTRAN. Compilers from this programming language treats all pointers as such, so when it was not possible to set *restrict*, FORTRAN in these cases may generate faster code.

How practical is it? In the cases when function works with several big blocks in memory. E.g. there are a lot of such in linear algebra. A lot of linear algebra used on supercomputers/HPC<sup>133</sup>, probably, that is why, traditionally, FORTRAN is still used there [17].

But when a number of iterations is not very big, certainly, speed boost will not be significant.

# 1.23 Inline functions

Inlined code is when compiler, instead of placing call instruction to small or tiny function, just placing its body right in-place.

Listing 1.125: Simple example

```
#include <stdio.h>
int celsius_to_fahrenheit (int celsius)
{
     return celsius * 9 / 5 + 32;
};
int main(int argc, char *argv[])
{
     int celsius=atol(argv[1]);
     printf ("%d\n", celsius_to_fahrenheit (celsius));
};
```

<sup>&</sup>lt;sup>133</sup>High-Performance Computing

1.23. INLINE FUNCTIONS CHAPTER 1. CODE PATTERNS

... is compiled in very predictable way, however, if to turn on GCC optimization (-O3), we'll see:

#### Listing 1.126: GCC 4.8.1 - 03

```
_main:
                ebp
        push
                ebp, esp
        mov
                esp, -16
        and
        sub
                esp, 16
        call
                ___main
                eax, DWORD PTR [ebp+12]
        mov
                eax, DWORD PTR [eax+4]
        mov
                DWORD PTR [esp], eax
        mov
        call
                _atol
        mov
                edx, 1717986919
                DWORD PTR [esp], OFFSET FLAT:LC2; "%d\12\0"
        mov
                ecx, [eax+eax*8]
        lea
        mov
                eax, ecx
                edx
        imul
                ecx, 31
        sar
        sar
                edx
        sub
                edx, ecx
        add
                edx, 32
                DWORD PTR [esp+4], edx
        mov
        call
                _printf
        leave
        ret
```

(Here division is done by multiplication(1.12).)

Yes, our small function was just placed before printf() call. Why? It may be faster than executing this function's code plus calling/returning overhead.

In past, such function must be marked with "inline" keyword in function's declaration, however, in modern times, these functions are chosen automatically by compiler.

Another very common automatic optimization is inlining of string functions like strcpy(), strcmp(), etc.

# Listing 1.127: Another simple example

#### Listing 1.128: GCC 4.8.1-03

```
_is_bool:
       push
                edi
                ecx, 5
        mov
                esi
        push
                edi, OFFSET FLAT:LCO ; "true\0"
        mov
        sub
                esp, 20
                esi, DWORD PTR [esp+32]
        mov
        repz cmpsb
                L3
        jе
                esi, DWORD PTR [esp+32]
        mov
        mov
                edi, OFFSET FLAT:LC1 ; "false\0"
        mov
        repz cmpsb
        seta
                cl
        setb
                dl
```

```
xor eax, eax
cmp cl, dl
jne L8
add esp, 20
pop esi
pop edi
ret
```

Here is an example of very frequently seen piece of strcmp() code generated by MSVC:

Listing 1.129: MSVC

```
dl, [eax]
                mov
                         dl, [ecx]
                cmp
                         short loc_10027FA0
                jnz
                test
                         dl, dl
                jz
                         short loc_10027F9C
                         dl, [eax+1]
                mov
                         dl, [ecx+1]
                cmp
                         short loc_10027FA0
                jnz
                add
                         eax, 2
                add
                         ecx, 2
                         dl, dl
                test
                         short loc_10027F80
                jnz
loc_10027F9C:
                                          ; CODE XREF: f1+448
                xor
                         eax, eax
                        short loc_10027FA5
                jmp
loc_10027FA0:
                                          ; CODE XREF: f1+444
                                          ; f1+450
                sbb
                         eax, eax
                sbb
                        eax, OFFFFFFFh
```

I wrote small IDA script for searching and folding such very frequently seen pieces of inline code: <a href="https://github.com/yurichev/IDA\_scripts">https://github.com/yurichev/IDA\_scripts</a>.

# 1.24 Incorrectly disassembled code

Practicing reverse engineers often dealing with incorrectly disassembled code.

# 1.24.1 Disassembling started incorrectly (x86)

Unlike ARM and MIPS (where any instruction has length of 2 or 4 bytes), x86 instructions has variable size, so, any disassembler, starting at the middle of x86 instruction, may produce incorrect results.

As an example:

```
[ebp-31F7Bh], cl
add
        dword ptr [ecx-3277Bh]
dec
        dword ptr [ebp-2CF7Bh]
dec
        dword ptr [ebx-7A76F33Ch]
inc
fdiv
       st(4), st
db OFFh
        dword ptr [ecx-21F7Bh]
dec
dec
        dword ptr [ecx-22373h]
dec
        dword ptr [ecx-2276Bh]
dec
        dword ptr [ecx-22B63h]
        dword ptr [ecx-22F4Bh]
dec
        dword ptr [ecx-23343h]
dec
```

```
jmp
        dword ptr [esi-74h]
xchg
        eax, ebp
clc
std
db OFFh
db OFFh
        word ptr [ebp-214h], cs
mov
        word ptr [ebp-238h], ds
mov
        word ptr [ebp-23Ch], es
mov
mov
        word ptr [ebp-240h], fs
mov
        word ptr [ebp-244h], gs
pushf
        dword ptr [ebp-210h]
pop
        eax, [ebp+4]
mov
        [ebp-218h], eax
mov
lea
        eax, [ebp+4]
         [ebp-20Ch], eax
mov
        dword ptr [ebp-2D0h], 10001h
mov
mov
        eax, [eax-4]
        [ebp-21Ch], eax
{\tt mov}
        eax, [ebp+0Ch]
mov
         [ebp-320h], eax
mov
        eax, [ebp+10h]
mov
        [ebp-31Ch], eax
mov
        eax, [ebp+4]
mov
mov
        [ebp-314h], eax
        ds:IsDebuggerPresent
call
        edi, eax
mov
lea
        eax, [ebp-328h]
        eax
push
        sub_407663
call
pop
        ecx
test
jnz
        short loc_402D7B
```

There are incorrectly disassembled instructions at the beginning, but eventually, disassembler finds right track.

# 1.24.2 How random noise looks disassembled?

Common properties which can be easily spotted are:

- Unusually big instruction dispersion. Most frequent x86 instructions are PUSH, MOV, CALL, but here we will see instructions from any instruction group: FPU instructions, IN/OUT instructions, rare and system instructions, everything messed up in one single place.
- Big and random values, offsets and immediates.
- Jumps having incorrect offsets often jumping into the middle of another instructions.

Listing 1.130: random noise (x86)

```
mov bl, OCh
mov ecx, OD38558Dh
mov eax, ds:2C869A86h
db 67h
mov dl, OCCh
insb
movsb
push eax
```

```
xor
                          [edx-53h], ah
                 fcom
                          qword ptr [edi-45A0EF72h]
                          esp
                 pop
                          SS
                 pop
                 in
                          eax, dx
                          ebx
                 dec
                 push
                          esp
                 lds
                          esp, [esi-41h]
                 retf
                 rcl
                          dword ptr [eax], cl
                          cl, 9Ch
                 mov
                          ch, ODFh
                 mov
                 push
                          cs
                 insb
                          esi, OD9C65E4Dh
                 mov
                          ebp, [ecx], 66h
                 imul
                 pushf
                 sal
                          dword ptr [ebp-64h], cl
                 sub
                          eax, OAC433D64h
                          8Ch, eax
                 out
                          SS
                 pop
                 sbb
                          [eax], ebx
                 aas
                 xchg
                          cl, [ebx+ebx*4+14B31Eh]
                          short near ptr loc_58+1
                 jecxz
                 xor
                          al, 0C6h
                          edx
                 inc
                          36h
                 db
                 pusha
                 stosb
                 test
                          [ebx], ebx
                 sub
                          al, OD3h; 'L'
                 pop
                          eax
                 stosb
loc_58:
                                           ; CODE XREF: seg000:0000004A
                 test
                          [esi], eax
                 inc
                          ebp
                 das
                 db
                          64h
                          ecx
                 pop
                 das
                 hlt
                 pop
                          edx
                         OBOh, al
                 out
                 lodsb
                 push
                          ebx
                 cdq
                          dx, al
                 out
                          al, OAh
                 sub
                 sti
                 outsd
                          dword ptr [edx], 96FCBE4Bh
                 add
                          eax, 0E537EE4Fh
                 \quad \text{and} \quad
                 inc
                          esp
                 stosd
                 cdq
                 push
                          ecx
                          al, OCBh
                 in
                          ds:0D114C45Ch, al
                 mov
```

```
esi, 659D1985h
                        6FE8h, 0D9h
                enter
                        6FE6h, OD9h
                enter
                xchg
                        eax, esi
                sub
                        eax, 0A599866Eh
                retn
                pop
                        eax
                dec
                        eax
                adc
                       al, 21h; '!'
                lahf
                        edi
                inc
                        eax, 9062EE5Bh
                sub
                bound eax, [ebx]
                                        ; CODE XREF: seg000:00000120
loc_A2:
                wait
                iret
                jnb
                        short loc_D7
                cmpsd
                iret
                jnb
                        short loc_D7
                        ebx, [ecx]
                sub
                        al, OCh
                in
                        esp, esp
                add
                        bl, 8Fh
                mov
                xchg
                        eax, ecx
                        67h
                                      ; - LIM EMS
                int
                        ds
                pop
                        ebx
                pop
                db
                        36h
                        esi, [ebp-4Ah]
                xor
                        ebx, 0EB4F980Ch
                mov
                repne add bl, dh
                        ebx, [ebp+5616E7A5h], 67A4D1EEh
                imul
                        eax, ebp
                xchg
                scasb
                        esp
                push
                wait
                        dl, 11h
                mov
                        ah, 29h; ')'
                mov
                fist
                        dword ptr [edx]
loc_D7:
                                        ; CODE XREF: seg000:000000A4
                                        ; seg000:000000A8 ...
                dec
                        dword ptr [ebp-5D0E0BA4h]
                        near ptr 622FEE3Eh
                call
                        ax, 5A2Fh
                sbb
                jmp
                        dword ptr cs:[ebx]
                        ch, [edx-5]
                xor
                inc
                        esp
                push
                        edi
                xor
                        esp, [ebx-6779D3B8h]
                        eax
                pop
                                        ; Trap to Debugger
                int
                rcl
                        byte ptr [ebx-3Eh], cl
                        [edi], bl
                xor
                sbb
                        al, [edx+ecx*4]
```

```
ah, [ecx-1DA4E05Dh]
                push
                        edi
                xor
                        ah, cl
                popa
                        dword ptr [edx-62h], 46h; 'F'
                cmp
                dec
                        eax
                        al, 69h
                in
                dec
                        ebx
                iret
                        al, 6
                or
                        short near ptr loc_D7+3
                jns
                shl
                        byte ptr [esi], 42h
                repne adc [ebx+2Ch], eax
                icebp
                cmpsd
                leave
                push
                        esi
                        short loc_A2
                jmp
                        eax, OF2E41FE9h
                and
                push
                        esi
                loop
                        loc_14F
                add
                        ah, fs:[edx]
loc_12D:
                                         ; CODE XREF: seg000:00000169
                        dh, OF7h
                mov
                        [ebx+7B61D47Eh], esp
                add
                mov
                        edi, 79F19525h
                        byte ptr [eax+22015F55h], cl
                rcl
                cli
                        al, OD2h; 'T'
                sub
                dec
                        eax
                        ds:0A81406F5h, eax
                mov
                        eax, OA7AA179Ah
                sbb
                in
                        eax, dx
loc_14F:
                                         ; CODE XREF: seg000:00000128
                and
                        [ebx-4CDFAC74h], ah
                        ecx
                pop
                push
                        esi
                        bl, 2Dh ; '-'
                mov
                        eax, 2Ch
                in
                stosd
                inc
                        edi
                push
                        esp
locret_15E:
                                         ; CODE XREF: seg000:loc_1A0
                        0C432h
                retn
                and
                        al, 86h
                cwde
                        al, 8Fh
                and
                        ebp, [ebp+7]
                cmp
                jz
                        short loc_12D
                sub
                        bh, ch
                        dword ptr [edi-7Bh], 8A16C0F7h
                or
                db
                        65h
                insd
                mov
                        al, ds:0A3A5173Dh
                dec
                        ecx
```

```
push
                         al, cl
                xor
                         short loc_195
                jg
                         6Eh ; 'n'
                push
                out
                         ODDh, al
                inc
                         edi
                sub
                         eax, 6899BBF1h
                leave
                rcr
                         dword ptr [ecx-69h], cl
                         ch, [edi+5EDDCB54h]
                sbb
loc_195:
                                          ; CODE XREF: seg000:0000017F
                push
                repne sub ah, [eax-105FF22Dh]
                cmc
                and
                         ch, al
                                          ; CODE XREF: seg000:00000217
loc_1A0:
                         short near ptr locret_15E+1
                 jnp
                or
                         ch, [eax-66h]
                add
                         [edi+edx-35h], esi
                out
                         dx, al
                db
                         2Eh
                call
                         far ptr 1AAh:6832F5DDh
                jz
                         short near ptr loc_1DA+1
                         esp, [edi+2CB02CEFh]
                sbb
                         eax, edi
                xchg
                         [ebx-766342ABh], edx
                xor
loc_1C1:
                                          ; CODE XREF: seg000:00000212
                         eax, 1BE9080h
                cmp
                add
                         [ecx], edi
                aad
                         esp, [edx-70h], 0A8990126h
                imul
                         dword ptr [edx+10C33693h], 4Bh
                or
                popf
loc_1DA:
                                          ; CODE XREF: seg000:000001B2
                mov
                         ecx, cs
                aaa
                         al, 39h; '9'
                mov
                         byte ptr [eax-77F7F1C5h], 0C7h
                adc
                         [ecx], bl
                 add
                         0DD42h
                retn
                db
                         3Eh
                         fs:[edi], edi
                mov
                and
                         [ebx-24h], esp
                db
                         64h
                xchg
                         eax, ebp
                push
                adc
                         eax, [edi+36h]
                         bh, 0C7h
                mov
                sub
                         eax, 0A710CBE7h
                xchg
                         eax, ecx
                         eax, 51836E42h
                or
                         eax, ebx
                xchg
                inc
                         ecx
                 jb
                         short near ptr loc_21E+3
                db
                         64h
                         eax, esp
                xchg
```

```
and
                        dh, [eax-31h]
                        ch, 13h
                mov
                add
                        ebx, edx
                        short loc_1C1
                jnb
                db
                        65h
                        al, 0C5h
                adc
                js
                        short loc_1A0
                        eax, 887F5BEEh
                sbb
loc_21E:
                                        ; CODE XREF: seg000:00000207
                        eax, 888E1FD6h
                mov
                        bl, 90h
                mov
                cmp
                        [eax], ecx
                rep int 61h
                                        ; reserved for user interrupt
                        edx, [esi-7EB5C9EAh]
                and
                fisttp qword ptr [eax+esi*4+38F9BA6h]
                       short loc_27C
                       st, st(2)
                fadd
                        3Eh
                db
                        edx, 54C03172h
                mov
               retn
                db
                        64h
                        ds
                pop
                        eax, esi
                xchg
                        ebx, cl
                rcr
                cmp
                       [di+2Eh], ebx
                repne xor [di-19h], dh
                insd
                adc
                      dl, [eax-0C4579F7h]
                push ss
                xor
                       [ecx+edx*4+65h], ecx
                       cl, [ecx+ebx-32E8AC51h]
                mov
                        [ebx], ebp
                or
                cmpsb
                lodsb
                iret
```

# Listing 1.131: random noise (x86-64)

```
lea
                       esi, [rax+rdx*4+43558D29h]
loc_AF3:
                                       ; CODE XREF: seg000:0000000000000B46
               rcl
                       byte ptr [rsi+rax*8+29BB423Ah], 1
               lea
                       ecx, cs:0FFFFFFFB2A6780Fh
                       al, 96h
               mov
                       ah, OCEh
               mov
               push
                       rsp
                       byte ptr [esi]
               lods
               db 2Fh; /
               pop
                       rsp
               db
                       64h
                       0E993h
               retf
                       ah, [rax+4Ah]
               cmp
                       rsi, dword ptr [rbp-25h]
               movzx
               push
                       4Ah
               movzx rdi, dword ptr [rdi+rdx*8]
```

```
rcr
                    byte ptr [rax+1Dh], cl
             lodsd
                    [rbp+6CF20173h], edx
             xor
                    [rbp+66F8B593h], edx
             xor
             push
                    rbx
                    ch, [rbx-0Fh]
             sbb
             stosd
                    87h
                                 ; used by BASIC while in interpreter
             int.
             db
                    46h, 4Ch
             out
                    33h, rax
             xchg
                    eax, ebp
                    ecx, ebp
             test
             movsd
             leave
             push rsp
             db 16h
             xchg
                  eax, esi
             pop
                   rdi
loc_B3D:
                                  ; CODE XREF: seg000:000000000000B5F
             mov ds:93CA685DF98A90F9h, eax
                    short near ptr loc_AF3+6
             jnz
             out
                    dx, eax
             cwde
                    bh, 5Dh ; ']'
             mov
             movsb
                   rbp
             pop
             db 60h; '
             movsxd rbp, dword ptr [rbp-17h]
             pop rbx
                   7Dh, al
             out
             add
                   eax, OD79BE769h
             db 1Fh
             retf OCAB9h
             jl
                  short near ptr loc_B3D+4
             sal
                  dword ptr [rbx+rbp+4Dh], 0D3h
                   cl, 41h; 'A'
             mov
             imul eax, [rbp-5B77E717h], 1DDE6E5h
             imul ecx, ebx, 66359BCCh
             xlat
             db 60h; '
                 bl, [rax]
             cmp
                   ebp, [rcx-57h]
             and
             stc
                    [rcx+1A533AB4h], al
             sub
                   short loc_CO5
             jmp
             db 4Bh; K
                 -----
```

```
int
                                  ; Trap to Debugger
             xchg
                    ebx, [rsp+rdx-5Bh]
             db 0D6h
                    esp, OC5BA61F7h
             mov
                    OA3h, al ; Interrupt Controller #2, 8259A
             out
                    al, OA6h
             add
                    rbx
             pop
             cmp
                    bh, fs:[rsi]
                    ch, cl
             and
                    al, OF3h
             cmp
             db 0Eh
             xchg dh, [rbp+rax*4-4CE9621Ah]
             stosd
             xor
                    [rdi], ebx
             stosb
             xchg
                    eax, ecx
                    rsi
             push
             insd
             fidiv
                    word ptr [rcx]
             xchg
                    eax, ecx
                    dh, OCOh; 'L'
             mov
                    eax, esp
             xchg
             push
                    rsi
                    dh, [rdx+rbp+6918F1F3h]
             mov
             xchg
                    eax, ebp
                    9Dh, al
             out
                                  loc_BC0:
                    [rcx-ODh], ch
             or
                                  ; - LIM EMS
             int
                    67h
                    rdx
             push
                    al, 43h; 'C'
             sub
             test
                    ecx, ebp
                    [rdi+71F372A4h], cl
             test
             db 7
             imul
                    ebx, [rsi-ODh], 2BB30231h
                    ebx, [rbp-718B6E64h]
             xor
                    short near ptr loc_C56+1
             jns
             ficomp dword ptr [rcx-1Ah]
             and
                    eax, 69BEECC7h
                    esi, 37DA40F6h
             mov
             imul r13, [rbp+rdi*8+529F33CDh], OFFFFFFFF55CDD30h
             or
                    [rbx], edx
                   esi, [rbx-34h], OCDA42B87h
             db 36h; 6
             db 1Fh
 ______
loc_C05:
                                  ; CODE XREF: seg000:0000000000000886
                    dh, [rcx]
             add
                    edi, ODD3E659h
             mov
             ror
                    byte ptr [rdx-33h], cl
             xlat
             db
                    48h
```

```
.....
          db 1Fh
          db 6
              _____
          xor [rdi+13F5F362h], bh
          cmpsb
          sub
              esi, [rdx]
          pop
               rbp
               al, 62h; 'b'
          sbb
               dl, 33h ; '3'
          mov
          db 4Dh; M
          db 17h
           ______
          jns short loc_BCO
          push OFFFFFFFFFFFF86h
loc_C2A:
                           ; CODE XREF: seg000:00000000000000000
          sub [rdi-2Ah], eax
          db OFEh
______
          cmpsb
          wait
                byte ptr [rax+5Fh], cl
          rcr
               bl, al
          cmp
          pushfq
          xchg ch, cl
                -----
          db 4Eh; N
          db 37h; 7
          mov ds:0E43F3CCD3D9AB295h, eax
          cmp
               ebp, ecx
              short loc_C87
          jl
                8574h
          retn
          out
                3, al
                          ; DMA controller, 8237A-5.
                           ; channel 1 base address and word count
loc_C4C:
                           ; CODE XREF: seg000:000000000000007F
          cmp
               al, 0A6h
          wait
          push OFFFFFFFFFFFBEh
          db 82h
          ficom dword ptr [rbx+r10*8]
loc_C56:
                           ; CODE XREF: seg000:000000000000BDE
          jnz short loc_C76
          xchg eax, edx
                26h
          db
          wait
          iret
          push
          db 48h; H
          db 9Bh
```

```
db 64h; d
             db 3Eh; >
             db 2Fh; /
                   al, ds:8A7490CA2E9AA728h
             mov
             stc
             db 60h; '
             test [rbx+rcx], ebp
             int
                                  ; Trap to Debugger
             xlat
loc_C72:
                                  mov bh, 98h
; ------
             db 2Eh; .
             db ODFh
loc_C76:
                                  ; CODE XREF: seg000:loc_C56
             jl
                    short loc_C91
                    ecx, 13A7CCF2h
             sub
             movsb
                    short near ptr loc_C4C+1
             jns
             cmpsd
                    ah, ah
             sub
             cdq
             db 6Bh; k
             db 5Ah; Z
loc_C87:
                                  ; CODE XREF: seg000:0000000000000045
                    ecx, [rbx+6Eh]
             or
                                  ; DMA controller, 8237A-5.
             rep in eax, OEh
                                  ; Clear mask registers.
                                  ; Any OUT enables all 4 channels.
             cmpsb
             jnb
                    short loc_C2A
loc_C91:
                                  ; CODE XREF: seg000:loc_C76
             scasd
             add
                    dl, [rcx+5FEF30E6h]
             enter OFFFFFFFFFFFC733h, 7Ch
             insd
             mov
                    ecx, gs
             in
                    al, dx
             out
                    2Dh, al
             mov
                    ds:6599E434E6D96814h, al
             cmpsb
                    OFFFFFFFFFFFFD6h
             push
             popfq
             xor
                    ecx, ebp
             db
                    48h
             insb
                    al, cl
             test
                    [rbp-7Bh], cl
             xor
                    al, 9Bh
             and
             db 9Ah
```

```
push
               al, 8Fh
           xor
               eax, 924E81B9h
           cmp
           clc
           mov
                bh, ODEh
           jbe
               short near ptr loc_C72+1
                   ______
          db 1Eh
           retn 8FCAh
           db 0C4h; -
 ______
loc_CCD:
                           ; CODE XREF: seg000:0000000000000022
           adc eax, 7CABFBF8h
           db 38h; 8
                ebp, 9C3E66FCh
           mov
              rbp
           push
           dec
               byte ptr [rcx]
           sahf
           fidivr word ptr [rdi+2Ch]
           db 1Fh
           db 3Eh
           xchg eax, esi
                           ; CODE XREF: seg000:000000000000D5E
loc_CE2:
           mov ebx, OC7AFE30Bh
           clc
                eax, dx
           in
           sbb
                bh, bl
           xchg eax, ebp
           db 3Fh;?
                edx, 3EC3E4D7h
           cmp
           push
                51h
                3Eh
           db
           pushfq
           jl
               short loc_D17
           test [rax-4CFF0D49h], ebx
          db 2Fh; /
           rdtsc
               short near ptr loc_D40+4
           jns
           mov
               ebp, OB2BB03D8h
               eax, dx
           in
 ______
           db 1Eh
          _____
           fsubr dword ptr [rbx-0Bh]
                short loc_D70
           jns
           scasd
           mov ch, 0C1h; '+'
           add edi, [rbx-53h]
```

```
_____
loc_D17:
                                ; CODE XREF: seg000:0000000000000CF7
                  short near ptr unk_D79
            jр
            scasd
            cmc
            sbb
                   ebx, [rsi]
            fsubr dword ptr [rbx+3Dh]
            retn
            db 3
            jnp short near ptr loc_CCD+4
            db
                 36h
            adc r14b, r13b
            db 1Fh
            retf
            test [rdi+rdi*2], ebx
            cdq
                 ebx, edi
            or
            test eax, 310B94BCh
            ffreep st(7)
            cwde
            sbb
                  esi, [rdx+53h]
            push
                   5372CBAAh
                               loc_D40:
            push 53728BAAh
            push 0FFFFFFFF85CF2FCh
            ._____
            db 0Eh
            retn 9B9Bh
            movzx r9, dword ptr [rdx]
            adc [rcx+43h], ebp
                 al, 31h
            in
            db 37h; 7
                 short loc_DC5
            jl
            icebp
            sub
                 esi, [rdi]
            clc
                  rdi
            pop
            jb
                  short near ptr loc_CE2+1
                  al, 8Fh
            or
                  ecx, 770EFF81h
            mov
            sub
                  al, ch
                   al, 73h; 's'
            sub
            cmpsd
                   bl, al
            adc
                   87h, eax
                               ; DMA page register 74LS612:
            out
                                ; Channel 0 (address bits 16-23)
loc_D70:
                               ; CODE XREF: seg000:0000000000000D0E
```

```
adc
                     edi, ebx
              db
                     49h
              outsb
                     33E5h, 97h
              enter
             xchg eax, ebx
              db OFEh
unk_D79
                                 ; CODE XREF: seg000:loc_D17
             db OBEh
              db 0E1h
              db 82h
loc_D7D:
                                   ; CODE XREF: seg000:000000000000DB3
              cwde
 _____
              db 7
              db 5Ch; \
              db 10h
              db 73h; s
              db 0A9h
              db 2Bh; +
              db 9Fh
                                   ; CODE XREF: seg000:000000000000D1
loc_D85:
              dec dh
              jnz short near ptr loc_DD3+3
              mov
                   ds:7C1758CB282EF9BFh, al
                  ch, 91h
              sal
              rol
                   dword ptr [rbx+7Fh], cl
              fbstp tbyte ptr [rcx+2]
              repne mov al, ds:4BFAB3C3ECF2BE13h
              pushfq
                     edx, [rbx+rsi*8+3B484EE9h], 8EDC09C6h
              imul
              cmp
                     [rax], al
              jg
xor
                     short loc_D7D
                    [rcx-638C1102h], edx
                   eax, 14E3AD7h
              test
              insd
              db 38h; 8
              db 80h
              db 0C3h
loc_DC5:
                                   ; CODE XREF: seg000:000000000000057
                                   ; seg000:000000000000DD8
                   ah, [rsi+rdi*2+527C01D3h]
              cmp
              sbb
                   eax, 5FC631F0h
                     short loc_D85
              jnb
                                   ; CODE XREF: seg000:00000000000000087
loc_DD3:
                    near ptr 0FFFFFFFC03919C7h
              call
              loope
                    near ptr loc_DC5+3
                     al, 0C8h
              sbb
              std
```

# Listing 1.132: random noise (ARM in ARM mode)

E	0xFE16A9D8	
BGE	0x1634D0C	

```
SVCCS
        0x450685
STRNVT R5, [PC],#-0x964
LDCGE
        p6, c14, [R0],#0x168
       p9, c9, [LR],#0x14C
STCCSL
CMNHIP PC, R10, LSL#22
FLDMIADNV LR!, {D4}
MCR
        p5, 2, R2,c15,c6, 4
BLGE
        0x1139558
BLGT
        0xFF9146E4
STRNEB R5, [R4], #0xCA2
STMNEIB R5, {R0,R4,R6,R7,R9-SP,PC}
        R8, {R0,R2-R4,R7,R8,R10,SP,LR}^
STMIA
        SP, [R8], PC, ROR#18
STRB
LDCCS
        p9, c13, [R6,#0x1BC]
LDRGE
        R8, [R9,#0x66E]
STRNEB R5, [R8],#-0x8C3
STCCSL p15, c9, [R7,#-0x84]
        LR, R2, R11, ASR LR
RSBLS
SVCGT
        0x9B0362
SVCGT
        0xA73173
STMNEDB R11!, {R0,R1,R4-R6,R8,R10,R11,SP}
STR
        RO, [R3],#-0xCE4
LDCGT
        p15, c8, [R1,#0x2CC]
LDRCCB R1, [R11],-R7,ROR#30
BLLT
        0xFED9D58C
BL
        0x13E60F4
LDMVSIB R3!, {R1,R4-R7}^
USATNE R10, #7, SP, LSL#11
LDRGEB LR, [R1], #0xE56
STRPLT R9, [LR], #0x567
LDRLT
        R11, [R1],#-0x29B
SVCNV
        0x12DB29
MVNNVS R5, SP, LSL#25
        p8, c14, [R12,#-0x288]
LDCL
STCNEL p2, c6, [R6,#-0xBC]!
SVCNV
        0x2E5A2F
BLX
        0x1A8C97E
TEQGE
        R3, #0x1100000
STMLSIA R6, {R3,R6,R10,R11,SP}
BICPLS R12, R2, #0x5800
        0x7CC408
BNE
        R2, R4,LSL#20
TEQGE
        R1, R11, #0x28C
SUBS
BICVS
        R3, R12, R7, ASR R0
LDRMI
        R7, [LR],R3,LSL#21
BLMI
        0x1A79234
STMVCDB R6, {R0-R3,R6,R7,R10,R11}
EORMI
        R12, R6, #0xC5
MCRRCS p1, 0xF, R1,R3,c2
```

# Listing 1.133: random noise (ARM in Thumb mode)

```
LSRS
        R3, R6, #0x12
LDRH
        R1, [R7, #0x2C]
SUBS
        RO, #0x55; 'U'
ADR.
        R1, loc_3C
        R2, [SP,#0x218]
LDR
CMP
        R4, #0x86
SXTB
        R7, R4
        R4, [R1,#0x4C]
LDR
        R4, [R4,R2]
STR
```

```
STR
                    R0, [R6, \#0x20]
             BGT
                    0xFFFFFF72
             LDRH
                   R7, [R2,#0x34]
             LDRSH RO, [R2,R4]
                    R2, [R7,R2]
             LDRB
             DCB 0x17
             DCB 0xED
                    R3, [R1,R1]
             STRB
                    R5, [R0,#0x6C]
             STR
                   R3, {R0-R5,R7}
             LDMIA
                    R3, R2, #3
             ASRS
             LDR
                    R4, [SP,#0x2C4]
             SVC
                    0xB5
                   R6, [R1,#0x40]
             LDR
             LDR
                    R5, =0xB2C5CA32
                    R6, {R1-R4,R6}
             STMIA
             LDR
                    R1, [R3,#0x3C]
                    R1, [R5,#0x60]
             STR
             BCC
                    0xFFFFFF70
                   R4, [SP,#0x1D4]
             LDR
                   R5, [R5,#0x40]
             STR
             ORRS
                    R5, R7
loc_3C
                                 ; DATA XREF: ROM:0000006
                   0xFFFFFF98
             ______
             ASRS
                   R4, R1, #0x1E
             ADDS
                   R1, R3, R0
             STRH
                   R7, [R7,#0x30]
                    R3, [SP,#0x230]
             LDR
             CBZ
                    R6, loc_90
             MOVS
                    R4, R2
             LSRS
                    R3, R4, #0x17
             STMIA
                    R6!, {R2,R4,R5}
             ADDS
                    R6, #0x42; 'B'
             ADD
                    R2, SP, #0x180
                    R5, R0, R6
             SUBS
             BCC
                    loc_B0
                    R2, SP, #0x160
             ADD
                    R5, R0, #0x1A
             LSLS
                    R7, #0x45
             CMP
             LDR
                   R4, [R4,R5]
             DCB 0x2F ; /
             DCB 0xF4
             B 0xFFFFFD18
             ADD R4, SP, #0x2C0
             LDR
                  R1, [SP,#0x14C]
             CMP
                  R4, #0xEE
 ______
             DCB OxA
             DCB 0xFB
             STRH R7, [R5,#0xA]
             LDR R3, loc_78
            DCB OxBE ; -
```

```
DCB OxFC
              MOVS R5, #0x96
              DCB 0x4F; 0
              DCB OxEE
              B 0xFFFFFAE6
              ADD R3, SP, #0x110
loc_78
                                    ; DATA XREF: ROM:000006C
                     R1, [R3,R6]
              STR
              LDMIA R3!, {R2,R5-R7}
              LDRB
                     R2, [R4,R2]
              ASRS
                    R4, R0, #0x13
              BKPT
                     0xD1
              ADDS
                     R5, R0, R6
              STR
                     R5, [R3,#0x58]
```

# Listing 1.134: random noise(MIPS little endian)

```
$t9, 0xCB3($t5)
       $t5, 0x3855($t0)
sb
sltiu $a2, $a0, -0x657A
ldr
       $t4, -0x4D99($a2)
daddi $s0, $s1, 0x50A4
       $s7, -0x2353($s4)
bgtzl $a1, 0x17C5C
.byte 0x17
.byte OxED
.byte 0x4B # K
.byte 0x54 # T
                      _____
lwc2 $31, 0x66C5($sp)
     $s1, 0x10D3($a1)
lwu
      $t6, -0x204B($zero)
ldr
     $f30, 0x4DBE($s2)
lwc1
daddiu $t1, $s1, 0x6BD9
     $s5, -0x2C64($v1)
lwu
cop0
       0x13D642D
       $gp, $t4, 0xFFFF9EF0
bne
       $ra, 0x1819($s1)
1h
       $fp, -0x6474($t8)
sdl
jal
       0x78C0050
       $v0, $s2, 0xC634
ori
blez
       $gp, 0xFFFEA9D4
      $t8, -0x2CD4($s2)
swl
sltiu $a1, $k0, 0x685
       $f15, 0x5964($at)
sdc1
       $s0, -0x19A6($a1)
SW
      $t6, $a3, -0x66AD
sltiu
       $t7, -0x4F6($t3)
       $fp, 0x4B02($a1)
.byte 0x96
.byte 0x25 # %
.byte 0x4F # 0
.byte OxEE
```

```
swl
        a0, -0x1AC9(k0)
lwc2
        $4, 0x5199($ra)
bne
        $a2, $a0, 0x17308
.byte 0xD1
.byte OxBE
.byte 0x85
.byte 0x19
swc2
        $8, 0x659D($a2)
        $f8, -0x2691($s6)
swc1
sltiu $s6, $t4, -0x2691
sh
        $t9, -0x7992($t4)
bne
        $v0, $t0, 0x163A4
sltiu $a3, $t2, -0x60DF
l bu
        $v0, -0x11A5($v1)
        0x1B, 0x362(\$gp)
pref
pref
        7, 0x3173($sp)
        $t1, 0xB678
blez
        $f3, flt_CE4($zero)
swc1
        0x11, -0x704D($t4)
pref
        $k1, $s2, 0x1F67
ori
        $s6, 0x7533($sp)
swr
swc2
        $15, -0x67F4($k0)
        $s3, 0xF2($t7)
ldl
        $s7, $a3, 0xFFFE973C
bne
        $s1, -0x11AA($a2)
sh
        $a1, $t6, 0xFFFE566C
bnel
sdr
        $s1, -0x4D65($zero)
sd
        $s2, -0x24D7($t8)
        $s4, 0x5C8D($t7)
scd
.byte 0xA2
.byte 0xE8
.byte 0x5C # \
.byte 0xED
        $t3, 0x189A0
bgtz
sd
        $t6, 0x5A2F($t9)
sdc2
        $10, 0x3223($k1)
sb
        $s3, 0x5744($t9)
        $a2, 0x2C48($a0)
lwr
beql
        $fp, $s2, 0xFFFF3258
```

It is also important to keep in mind that cleverly constructed unpacking and decrypting code (including self-modifying) may looks like noise as well, nevertheless, it executes correctly.

# 1.24.3 Information entropy of average code

ent utility results<sup>134</sup>.

(Entropy of ideally compressed (or encrypted) file is 8 bits per byte; of zero file of arbitrary size if 0 bits per byte.) Here we can see that a code for CPU with 4-byte instructions (ARM in ARM mode and MIPS) is least effective in this sense.

#### x86

.text section of ntoskrnl.exe file from Windows 2003:

```
Entropy = 6.662739 bits per byte.

Optimum compression would reduce the size
```

<sup>134</sup>http://www.fourmilab.ch/random/

```
of this 593920 byte file by 16 percent.
```

.text section of ntoskrnl.exe from Windows 7 x64:

```
Entropy = 6.549586 bits per byte.

Optimum compression would reduce the size of this 1685504 byte file by 18 percent.
...
```

# ARM (Thumb)

AngryBirds Classic:

```
Entropy = 7.058766 bits per byte.

Optimum compression would reduce the size of this 3336888 byte file by 11 percent.
...
```

#### **ARM (ARM mode)**

Linux Kernel 3.8.0:

```
Entropy = 6.036160 bits per byte.

Optimum compression would reduce the size of this 6946037 byte file by 24 percent.
...
```

#### MIPS (little endian)

.text section of user32.dll from Windows NT 4:

```
Entropy = 6.098227 bits per byte.

Optimum compression would reduce the size of this 433152 byte file by 23 percent.
....
```

# 1.25 Obfuscation

Obfuscation is an attempt to hide the code (or its meaning) from reverse engineer.

# 1.25.1 Text strings

As I revealed in (4.3) text strings may be utterly helpful. Programmers who aware of this, may try to hide them resulting unableness to find the string in IDA or any hex editor.

Here is the simpliest method.

That is how the string may be constructed:

```
byte ptr [ebx], 'h'
mov
        byte ptr [ebx+1], 'e'
mov
        byte ptr [ebx+2], '1'
mov
        byte ptr [ebx+3], '1'
mov
        byte ptr [ebx+4], 'o'
mov
        byte ptr [ebx+5], ', '
mov
        byte ptr [ebx+6], 'w'
mov
        byte ptr [ebx+7], 'o'
mov
```

```
mov byte ptr [ebx+8], 'r'
mov byte ptr [ebx+9], 'l'
mov byte ptr [ebx+10], 'd'
```

The string is also can be compared with another like:

```
mov
        ebx, offset username
cmp
        byte ptr [ebx], 'j'
        fail
jnz
        byte ptr [ebx+1], 'o'
cmp
jnz
        fail
        byte ptr [ebx+2], 'h'
cmp
jnz
        fail
        byte ptr [ebx+3], 'n'
cmp
jnz
        fail
jz
        it_is_john
```

In both cases, it is not possible to find these strings straightforwardly in hex editor.

By the way, it is a chance to work with the strings when it is not possible to allocate it in data segment, for example, in PIC or in shellcode.

Another method I once saw is to use sprintf() for constructing:

```
sprintf(buf, "%s%c%s%c%s", "hel",'1',"o w",'o',"rld");
```

The code looks weird, but as a simpliest anti-reversing measure it may be helpul.

Text strings may also be present in encrypted form, then all string usage will precede string decrypting routine.

#### 1.25.2 Executable code

# **Inserting garbage**

Executable code obfuscation mean inserting random garbage code between real one, which executes but not doing anything useful.

Simple example is:

```
add eax, ebx mul ecx
```

#### Listing 1.135: obfuscated code

```
xor
        esi, 011223344h ; garbage
        esi, eax
add
                         ; garbage
add
        eax, ebx
mov
        edx, eax
                         ; garbage
shl
        edx, 4
                         ; garbage
mul
        ecx
xor
        esi, ecx
                         ; garbage
```

Here garbage code uses registers which are not used in the real code (ESI and EDX). However, intermediate results produced by the real code may be used by garbage instructions for extra mess—why not?

#### Replacing instructions to bloated equivalents

- MOV op1, op2 can be replaced by PUSH op2 / POP op1 pair
- JMP label can be replaced by PUSH label / RET pair IDA will not show references to the label.
- CALL label can be replaced by PUSH label\_after\_CALL\_instruction / PUSH label / RET triplet
- PUSH op may also be replaced by SUB ESP, 4 (or 8) / MOV [ESP], op pair

# Always executed/never executed code

If the developer is sure that ESI at the point is always 0:

```
mov esi, 1
...; some code not touching ESI
dec esi
...; some code not touching ESI
cmp esi, 0
jz real_code
; fake luggage
real_code:
```

Reverse engineer need some time to get into it.

This is also called opaque predicate.

Another example (and again, developer is sure that ESI—is always zero):

```
add eax, ebx ; real code
mul ecx ; real code
add eax, esi ; opaue predicate. XOR, AND or SHL can be here, etc.
```

# Making a lot of mess

```
instruction 1 instruction 2 instruction 3
```

#### Can be replaced to:

```
begin:    jmp ins1_label

ins2_label:    instruction 2
    jmp ins3_label

ins3_label:    instruction 3
    jmp exit:

ins1_label:    instruction 1
    jmp ins2_label
exit:
```

# **Using indirect pointers**

```
dummy_data1
                db
                         100h dup (0)
message1
                         'hello world',0
                db
dummy_data2
                db
                         200h dup (0)
                         'another message',0
message2
                db
func
                proc
                         eax, offset dummy_data1; PE or ELF reloc here
                mov
                         eax, 100h
                push
                         eax
                call
                         dump_string
                mov
                         eax, offset dummy_data2 ; PE or ELF reloc here
                add
                         eax, 200h
                push
                         eax
                call
                         dump_string
```

func endp

IDA will show references only to dummy\_data1 and dummy\_data2, but not to the text strings. Global variables and even functions may be accessed like that.

# 1.25.3 Virtual machine / pseudo-code

Programmer may construct his/her own PL<sup>135</sup> or ISA and interpreter for it. (Like pre-5.0 Visual Basic, .NET, Java machine). Reverse engineerwill have to spend some time to understand meaning and details of all ISA instructions Probably, he/she will also need to write a disassembler/decompiler of some sort.

# 1.25.4 Other thing to mention

My own (yet weak) attempt to patch Tiny C compiler to produce obfuscated code: <a href="http://blog.yurichev.com/node/58">http://blog.yurichev.com/node/58</a>. Using MOV instruction for really complicated things: [10].

<sup>&</sup>lt;sup>135</sup>Programming language

# **Chapter 2**

# **C++**

# 2.1 Classes

# 2.1.1 Classes

# Simple example

Internally, C++ classes representation is almost the same as structures representation. Let's try an example with two variables, two constructors and one method:

```
#include <stdio.h>
class c
private:
    int v1;
    int v2;
public:
    c() // default ctor
        v1=667;
        v2=999;
    };
    c(int a, int b) // ctor
        v1=a;
        v2=b;
    };
    void dump()
        printf ("%d; %d\n", v1, v2);
    };
};
int main()
    class c c1;
    class c c2(5,6);
    c1.dump();
    c2.dump();
    return 0;
};
```

Here is how main() function looks like translated into assembly language:

2.1. CLASSES CHAPTER 2. C++

```
_c2$ = -16
                  ; size = 8
_c1$ = -8
                  ; size = 8
_main
        PROC
   push
          ebp
   mov
           ebp, esp
                                ; 0000010H
   sub
          esp, 16
          ecx, DWORD PTR _c1$[ebp]
   lea
          ??Oc@@QAE@XZ
   call
   push
   push
          5
          ecx, DWORD PTR _c2$[ebp]
   lea
          ??Oc@@QAE@HH@Z
   call
   lea
          ecx, DWORD PTR _c1$[ebp]
   call
          ?dump@c@@QAEXXZ
                               ; c::dump
          ecx, DWORD PTR _c2$[ebp]
   lea
   call
          ?dump@c@QAEXXZ
                            ; c::dump
   xor
          eax, eax
          esp, ebp
   mov
   pop
          ebp
   ret
          0
        ENDP
_main
```

So what's going on. For each object (instance of class c) 8 bytes allocated, that is exactly size of 2 variables storage. For c1 a default argumentless constructor ??0c@QAE@XZ is called. For c2 another constructor ??0c@QAE@HH@Z is called

and two numbers are passed as arguments.

A pointer to object (*this* in C++ terminology) is passed in the ECX register. This is called this call (2.1.1) —a pointer to object

passing method.

MSVC doing it using the ECX register. Needless to say, it is not a standardized method, other compilers could do it differ-

MSVC doing it using the ECX register. Needless to say, it is not a standardized method, other compilers could do it differently, e.g., via first function argument (like GCC).

Why these functions has so odd names? That's name mangling.

C++ class may contain several methods sharing the same name but having different arguments —that is polymorphism. And of course, different classes may own methods sharing the same name.

Name mangling enable us to encode class name + method name + all method argument types in one ASCII-string, which is to be used as internal function name. That's all because neither linker, nor DLL OS loader (mangled names may be among DLL exports as well) knows nothing about C++ or OOP<sup>1</sup>.

dump() function called two times after.

Now let's see constructors' code:

```
_{this} = -4
                         ; size = 4
??Oc@@QAE@XZ PROC
                        ; c::c, COMDAT
; _this$ = ecx
   push
           ebp
   mov
           ebp, esp
   push
           ecx
    mov
           DWORD PTR _this$[ebp], ecx
           eax, DWORD PTR _this$[ebp]
    mov
                                      ; 0000029bH
    mov
           DWORD PTR [eax], 667
           ecx, DWORD PTR _this$[ebp]
   mov
                                       ; 000003e7H
           DWORD PTR [ecx+4], 999
    mov
           eax, DWORD PTR _this$[ebp]
    mov
    mov
           esp, ebp
   pop
           ebp
           0
    ret
??Oc@@QAE@XZ ENDP
                                    ; c::c
_{this} = -4
                                    ; size = 4
_a = 8
                                    ; size = 4
_b = 12
                                    ; size = 4
??Oc@@QAE@HH@Z PROC
                                    ; c::c, COMDAT
; _this$ = ecx
```

<sup>&</sup>lt;sup>1</sup>Object-Oriented Programming

2.1. CLASSES CHAPTER 2. C++

```
push
   mov
           ebp, esp
   push
           ecx
           DWORD PTR _this$[ebp], ecx
   mov
           eax, DWORD PTR _this$[ebp]
   mov
           ecx, DWORD PTR _a$[ebp]
   mov
           DWORD PTR [eax], ecx
   mov
           edx, DWORD PTR _this$[ebp]
   mov
           eax, DWORD PTR _b$[ebp]
           DWORD PTR [edx+4], eax
   mov
           eax, DWORD PTR _this$[ebp]
   mov
   mov
           esp, ebp
   pop
           ebp
           8
   ret
??Oc@@QAE@HH@Z ENDP
                                    ; c::c
```

Constructors are just functions, they use pointer to structure in the ECX, moving the pointer into own local variable, however, it is not necessary.

From the C++ standard [14, 12.1] we know that constructors should not return any values. In fact, internally, constructors are returns pointer to the newly created object, i.e., *this*.

Now dump() method:

```
_{this} = -4
                       ; size = 4
?dump@c@@QAEXXZ PROC
                       ; c::dump, COMDAT
; _this$ = ecx
   push
           ebp
   mov
           ebp, esp
   push
           ecx
           DWORD PTR _this$[ebp], ecx
   mov
           eax, DWORD PTR _this$[ebp]
   mov
           ecx, DWORD PTR [eax+4]
   mov
           ecx
   push
           edx, DWORD PTR _this$[ebp]
   mov
           eax, DWORD PTR [edx]
   mov
   push
           OFFSET ??_C@_O7NJBDCIEC@?$CFd?$DL?5?$CFd?6?$AA@
   push
   call
           _printf
           esp, 12
                       ; 000000cH
   add
           esp, ebp
   mov
           ebp
   pop
    ret
?dump@c@@QAEXXZ ENDP
                       ; c::dump
```

Simple enough: dump() taking pointer to the structure containing two *int*'s in the ECX, takes two values from it and passing it into printf().

The code is much shorter if compiled with optimization (/0x):

```
??Oc@@QAE@XZ PROC
                                 ; c::c, COMDAT
; _this$ = ecx
   mov
           eax, ecx
           DWORD PTR [eax], 667
                                   ; 0000029ЪН
           DWORD PTR [eax+4], 999; 000003e7H
    mov
    ret
??Oc@@QAE@XZ ENDP
                                   ; c::c
_{a} = 8
                                   ; size = 4
_{b} = 12
                                   ; size = 4
??Oc@@QAE@HH@Z PROC
                                   ; c::c, COMDAT
; _this$ = ecx
           edx, DWORD PTR _b$[esp-4]
    mov
    mov
           eax, ecx
    mov
           ecx, DWORD PTR _a$[esp-4]
    mov
           DWORD PTR [eax], ecx
```

```
mov
           DWORD PTR [eax+4], edx
    ret
??Oc@@QAE@HH@Z ENDP
                                   ; c::c
?dump@c@@QAEXXZ PROC
                                   ; c::dump, COMDAT
; _this$ = ecx
   mov
           eax, DWORD PTR [ecx+4]
           ecx, DWORD PTR [ecx]
   mov
   push
   push
           OFFSET ??_C@_O7NJBDCIEC@?$CFd?$DL?5?$CFd?6?$AA@
   push
    call
           _printf
    add
           esp, 12
                                   ; 000000cH
    ret
?dump@c@@QAEXXZ ENDP
                                   ; c::dump
```

That's all. One more thing to say is the stack pointer was not corrected with add esp, X after constructor called. Withal, constructor has ret 8 instead of the RET at the end.

This is all because here used thiscall (2.1.1) calling convention, the method of passing values through the stack, which is, together with stdcall (3.4.2) method, offers to correct stack to callee rather then to caller. ret x instruction adding X to the value in the ESP, then passes control to the caller function.

See also section about calling conventions (3.4).

It is also should be noted the compiler deciding when to call constructor and destructor —but that is we already know from C++ language basics.

**GCC** It is almost the same situation in GCC 4.4.1, with a few exceptions.

```
public main
main
                 proc near
                                          ; DATA XREF: _start+17
var_20
                 = dword ptr -20h
var_1C
                 = dword ptr -1Ch
var_18
                 = dword ptr -18h
var_10
                 = dword ptr -10h
var_8
                 = dword ptr -8
                 push
                         ebp
                 mov
                         ebp, esp
                 and
                         esp, OFFFFFFOh
                 sub
                         esp, 20h
                 lea
                         eax, [esp+20h+var_8]
                          [esp+20h+var_20], eax
                 mov
                 call
                         _ZN1cC1Ev
                          [esp+20h+var_18], 6
                 mov
                          [esp+20h+var_1C], 5
                 mov
                         eax, [esp+20h+var_10]
                 lea
                          [esp+20h+var_20], eax
                 mov
                         _ZN1cC1Eii
                 call
                         eax, [esp+20h+var_8]
                 lea
                 mov
                          [esp+20h+var_20], eax
                         _ZN1c4dumpEv
                 call
                 lea
                         eax, [esp+20h+var_10]
                          [esp+20h+var_20], eax
                 mov
                 call
                          _ZN1c4dumpEv
                         eax, 0
                 mov
                 leave
                 retn
main
                 endp
```

Here we see another *name mangling* style, specific to GNU<sup>2</sup> standards. It is also can be noted the pointer to object is passed as first function argument —transparently from programmer, of course.

<sup>&</sup>lt;sup>2</sup>One more document about different compilers name mangling types: http://www.agner.org/optimize/calling\_conventions.pdf

First constructor:

```
public _ZN1cC1Ev ; weak
                                          ; CODE XREF: main+10
_ZN1cC1Ev
                proc near
arg_0
                = dword ptr 8
                push
                         ebp
                mov
                         ebp, esp
                         eax, [ebp+arg_0]
                mov
                         dword ptr [eax], 667
                mov
                         eax, [ebp+arg_0]
                mov
                         dword ptr [eax+4], 999
                mov
                         ebp
                pop
                retn
_ZN1cC1Ev
                endp
```

What it does is just writes two numbers using pointer passed in first (and single) argument. Second constructor:

```
public _ZN1cC1Eii
_ZN1cC1Eii
                proc near
                 = dword ptr
arg_0
arg_4
                 = dword ptr
                              0Ch
arg_8
                 = dword ptr
                              10h
                 push
                         ebp
                 mov
                         ebp, esp
                         eax, [ebp+arg_0]
                 mov
                         edx, [ebp+arg_4]
                 mov
                 mov
                         [eax], edx
                 mov
                         eax, [ebp+arg_0]
                         edx, [ebp+arg_8]
                 mov
                         [eax+4], edx
                 mov
                 pop
                         ebp
                 retn
_ZN1cC1Eii
                 endp
```

This is a function, analog of which could be looks like:

```
void ZN1cC1Eii (int *obj, int a, int b)
{
    *obj=a;
    *(obj+1)=b;
};
```

... and that is completely predictable.

Now dump() function:

```
public _ZN1c4dumpEv
_ZN1c4dumpEv
                proc near
var_18
                = dword ptr -18h
                = dword ptr -14h
var_14
var_10
                = dword ptr -10h
                = dword ptr 8
arg_0
                push
                         ebp
                mov
                         ebp, esp
                sub
                         esp, 18h
                         eax, [ebp+arg_0]
                mov
                         edx, [eax+4]
                mov
                mov
                         eax, [ebp+arg_0]
```

```
mov eax, [eax]
mov [esp+18h+var_10], edx
mov [esp+18h+var_14], eax
mov [esp+18h+var_18], offset aDD; "%d; %d\n"
call _printf
leave
retn
_ZN1c4dumpEv endp
```

This function in its internal representation has sole argument, used as pointer to the object (this).

Thus, if to base our judgment on these simple examples, the difference between MSVC and GCC is style of function names encoding (*name mangling*) and passing pointer to object (via the ECX register or via the first argument).

#### 2.1.2 Class inheritance

It can be said about inherited classes that it is simple structure we already considered, but extending in inherited classes. Let's take simple example:

```
#include <stdio.h>
class object
    public:
        int color;
        object() { };
        object (int color) { this->color=color; };
        void print_color() { printf ("color=%d\n", color); };
};
class box : public object
    private:
        int width, height, depth;
    public:
        box(int color, int width, int height, int depth)
            this->color=color;
            this->width=width;
            this->height=height;
            this->depth=depth;
        };
        void dump()
            printf ("this is box. color=%d, width=%d, height=%d, depth=%d\n", color, width,
    height, depth);
        };
};
class sphere : public object
private:
    int radius;
public:
    sphere(int color, int radius)
        this->color=color;
        this->radius=radius;
    };
    void dump()
        printf ("this is sphere. color=%d, radius=%d\n", color, radius);
    };
```

```
};
int main()
{
    box b(1, 10, 20, 30);
    sphere s(2, 40);

    b.print_color();
    s.print_color();

    b.dump();
    s.dump();

    return 0;
};
```

Let's investigate generated code of the dump() functions/methods and also object::print\_color(), let's see memory layout for structures-objects (as of 32-bit code).

So, dump() methods for several classes, generated by MSVC 2008 with /0x and /0b0 options <sup>3</sup>

## Listing 2.1: Optimizing MSVC 2008 /Ob0

```
??_C@_O9GCEDOLPA@color?$DN?$CFd?6?$AA@ DB 'color=%d', OaH, OOH ; 'string'
?print_color@object@@QAEXXZ PROC
                                                          ; object::print_color, COMDAT
; _this$ = ecx
                eax, DWORD PTR [ecx]
        mov
        push
                eax
; 'color=%d', OaH, OOH
                OFFSET ??_C@_09GCEDOLPA@color?$DN?$CFd?6?$AA@
        push
        call
                _printf
        add
                esp, 8
        ret
                0
?print_color@object@@QAEXXZ ENDP
                                                          ; object::print_color
```

## Listing 2.2: Optimizing MSVC 2008 /Ob0

```
?dump@box@@QAEXXZ PROC
                                                          ; box::dump, COMDAT
; _{this} = ecx
                eax, DWORD PTR [ecx+12]
        mov
                edx, DWORD PTR [ecx+8]
        mov
        push
                eax, DWORD PTR [ecx+4]
        mov
                ecx, DWORD PTR [ecx]
        mov
        push
                edx
        push
                eax
        push
                ecx
; 'this is box. color=%d, width=%d, height=%d, depth=%d', OaH, OOH ; 'string'
                OFFSET ??_C@_ODG@NCNGAADL@this?5is?5box?4?5color?$DN?$CFd?0?5width?$DN?$CFd?0@
        push
        call
                _printf
                esp, 20
                                                          ; 0000014H
        add
                0
?dump@box@@QAEXXZ ENDP
                                                          ; box::dump
```

#### Listing 2.3: Optimizing MSVC 2008 /Ob0

```
?dump@sphere@@QAEXXZ PROC
; _this$ = ecx
    mov    eax, DWORD PTR [ecx+4]
    mov    ecx, DWORD PTR [ecx]
```

<sup>&</sup>lt;sup>3</sup>/0b0 options means inline expansion disabling since function inlining right into the code where the function is called will make our experiment harder

So, here is memory layout:

(base class object)

offset	description
+0x0	int color

(inherited classes)

box:

offset	description
+0x0	int color
+0x4	int width
+0x8	int height
+0xC	int depth

sphere:

offset	description
+0x0	int color
+0x4	int radius

Let's see main() function body:

Listing 2.4: Optimizing MSVC 2008 /Ob0

```
PUBLIC _main
_TEXT
        SEGMENT
_s = -24
                                                          ; size = 8
_b = -16
                                                          ; size = 16
        PROC
_main
        sub
                esp, 24
                                                          ; 0000018H
                                                          ; 000001eH
        push
                30
        push
                20
                                                          ; 0000014H
                10
                                                          ; 0000000aH
        push
        push
                1
        lea
                ecx, DWORD PTR _b$[esp+40]
                ??Obox@@QAE@HHHH@Z
        call
                                                          ; box::box
        push
                40
                                                          ; 00000028H
        push
        lea
                ecx, DWORD PTR _s$[esp+32]
                ??Osphere@@QAE@HH@Z
        call
                                                          ; sphere::sphere
        lea
                ecx, DWORD PTR _b$[esp+24]
                ?print_color@object@@QAEXXZ
                                                          ; object::print_color
        call
                ecx, DWORD PTR _s$[esp+24]
                ?print_color@object@@QAEXXZ
        call
                                                          ; object::print_color
                ecx, DWORD PTR _b$[esp+24]
        lea
        call
                ?dump@box@@QAEXXZ
                                                          ; box::dump
        lea
                ecx, DWORD PTR _s$[esp+24]
        call
                ?dump@sphere@@QAEXXZ
                                                          ; sphere::dump
                eax, eax
        xor
                esp, 24
                                                          ; 0000018H
        add
        ret
                0
        ENDP
main
```

Inherited classes must always add their fields after base classes' fields, so to make possible for base class methods to work with their fields

When object::print\_color() method is called, a pointers to both *box* object and *sphere* object are passed as this, it can work with these objects easily since *color* field in these objects is always at the pinned address (at +0x0 offset).

It can be said, object::print\_color() method is agnostic in relation to input object type as long as fields will be *pinned* at the same addresses, and this condition is always true.

And if you create inherited class of the e.g. box class, compiler will add new fields after depth field, leaving box class fields at the pinned addresses.

Thus, box::dump() method will work fine accessing color/width/height/depths fields always pinned on known addresses. GCC-generated code is almost likewise, with the sole exception of this pointer passing (as it was described above, it passing as first argument instead of the ECX registers.

# 2.1.3 Encapsulation

Encapsulation is data hiding in the *private* sections of class, e.g. to allow access to them only from this class methods, but no more than.

However, are there any marks in code about the fact that some field is private and some other —not? No, there are no such marks.

Let's try simple example:

```
#include <stdio.h>
class box
    private:
        int color, width, height, depth;
    public:
        box(int color, int width, int height, int depth)
            this->color=color;
            this->width=width;
            this->height=height;
            this->depth=depth;
        };
        void dump()
            printf ("this is box. color=%d, width=%d, height=%d, depth=%d\n", color, width,
    height, depth);
        };
};
```

Let's compile it again in MSVC 2008 with /0x and /0b0 options and let's see box::dump() method code:

```
?dump@box@@QAEXXZ PROC
                                                          ; box::dump, COMDAT
; _this$ = ecx
                eax, DWORD PTR [ecx+12]
        mov
                edx, DWORD PTR [ecx+8]
        mov
        push
                eax, DWORD PTR [ecx+4]
        mov
                ecx. DWORD PTR [ecx]
        mov
                edx
        push
        push
                eax
        push
; 'this is box. color=%d, width=%d, height=%d, depth=%d', OaH, OOH
                OFFSET ??_C@_ODG@NCNGAADL@this?5is?5box?4?5color?$DN?$CFd?0?5width?$DN?$CFd?0@
        push
        call
                _printf
        add
                esp, 20
                                                          ; 0000014H
        ret
?dump@box@@QAEXXZ ENDP
                                                          ; box::dump
```

Here is a memory layout of the class:

offset	description
+0x0	int color
+0x4	int width
+0x8	int height
+0xC	int depth

All fields are private and not allowed to access from any other functions, but, knowing this layout, can we create a code modifying these fields?

So I added hack\_oop\_encapsulation() function, which, if has the body as follows, will not compile:

```
void hack_oop_encapsulation(class box * o)
{
   o->width=1; // that code can't be compiled: "error C2248: 'box::width' : cannot access
   private member declared in class 'box'"
};
```

Nevertheless, if to cast box type to pointer to int array, and if to modify array of the int-s we got, then we have success.

```
void hack_oop_encapsulation(class box * o)
{
    unsigned int *ptr_to_object=reinterpret_cast<unsigned int*>(o);
    ptr_to_object[1]=123;
};
```

This functions' code is very simple —it can be said, the function taking pointer to array of the *int*-s on input and writing 123 to the second *int*:

Let's check, how it works:

```
int main()
{
    box b(1, 10, 20, 30);

    b.dump();

    hack_oop_encapsulation(&b);

    b.dump();

    return 0;
};
```

Let's run:

```
this is box. color=1, width=10, height=20, depth=30 this is box. color=1, width=123, height=20, depth=30
```

We see, encapsulation is just class fields protection only on compiling stage. C++ compiler will not allow to generate a code modifying protected fields straightforwardly, nevertheless, it is possible with the help of *dirty hacks*.

## 2.1.4 Multiple inheritance

Multiple inheritance is a class creation which inherits fields and methods from two or more classes. Let's write simple example again:

```
#include <stdio.h>
class box
{
```

```
public:
        int width, height, depth;
        box() { };
        box(int width, int height, int depth)
            this->width=width;
            this->height=height;
            this->depth=depth;
        };
        void dump()
            printf ("this is box. width=%d, height=%d, depth=%d\n", width, height, depth);
        };
        int get_volume()
            return width * height * depth;
        };
};
class solid_object
    public:
        int density;
        solid_object() { };
        solid_object(int density)
            this->density=density;
        };
        int get_density()
            return density;
        };
        void dump()
            printf ("this is solid_object. density=%d\n", density);
        };
};
class solid_box: box, solid_object
    public:
        solid_box (int width, int height, int depth, int density)
            this->width=width;
            this->height=height;
            this->depth=depth;
            this->density=density;
        };
        void dump()
            printf ("this is solid_box. width=%d, height=%d, depth=%d, density=%d\n", width,
    height, depth, density);
        int get_weight() { return get_volume() * get_density(); };
};
int main()
    box b(10, 20, 30);
    solid_object so(100);
    solid_box sb(10, 20, 30, 3);
```

```
b.dump();
so.dump();
sb.dump();
printf ("%d\n", sb.get_weight());
return 0;
};
```

Let's compile it in MSVC 2008 with /0x and /0b0 options and let's see box::dump(), solid\_object::dump() and solid\_box::dump methods code:

#### Listing 2.5: Optimizing MSVC 2008 /Ob0

```
?dump@box@@QAEXXZ PROC
                                                          ; box::dump, COMDAT
; _this$ = ecx
        mov
                eax, DWORD PTR [ecx+8]
                edx, DWORD PTR [ecx+4]
        mov
        push
                eax, DWORD PTR [ecx]
        mov
        push
                edx
                eax
        push
; 'this is box. width=%d, height=%d, depth=%d', OaH, OOH
                OFFSET ??_C@_OCM@DIKPHDFI@this?5is?5box?4?5width?$DN?$CFd?0?5height?$DN?$CFd@
        push
        call
                _printf
        add
                esp, 16
                                                          ; 0000010H
        ret
                0
?dump@box@@QAEXXZ ENDP
                                                          ; box::dump
```

## Listing 2.6: Optimizing MSVC 2008 /Ob0

```
?dump@solid_object@@QAEXXZ PROC
                                                          ; solid_object::dump, COMDAT
; _this$ = ecx
        mov
                eax, DWORD PTR [ecx]
        push
                eax
; 'this is solid_object. density=%d', OaH
        push
                OFFSET ??_C0_OCC@KICFJINL@this?5is?5solid_object?4?5density?$DN?$CFd@
        call
                _printf
        add
                esp, 8
        ret
                0
?dump@solid_object@@QAEXXZ ENDP
                                                          ; solid_object::dump
```

## Listing 2.7: Optimizing MSVC 2008 /Ob0

```
?dump@solid_box@@QAEXXZ PROC
                                                          ; solid_box::dump, COMDAT
; _this$ = ecx
        mov
                eax, DWORD PTR [ecx+12]
                edx, DWORD PTR [ecx+8]
        mov
                eax
        push
                eax, DWORD PTR [ecx+4]
        mov
                ecx, DWORD PTR [ecx]
        mov
                edx
        push
       push
                eax
        push
                ecx
; 'this is solid_box. width=%d, height=%d, depth=%d, density=%d', OaH
                OFFSET ??_C@_ODO@HNCNIHNN@this?5is?5solid_box?4?5width?$DN?$CFd?0?5hei@
        push
                _printf
        call
        add
                esp, 20
                                                          ; 0000014H
        ret
                0
?dump@solid_box@@QAEXXZ ENDP
                                                          ; solid_box::dump
```

So, the memory layout for all three classes is: box class:

offset		description
	+0x0	width
	+0x4	height
	+0x8	depth

solid\_object class:

offset	description
+0x0	density

It can be said, *solid\_box* class memory layout will be *united*: *solid\_box* class:

offset	description
+0x0	width
+0x4	height
+0x8	depth
+0xC	density

The code of the box::get\_volume() and solid\_object::get\_density() methods is trivial:

#### Listing 2.8: Optimizing MSVC 2008 /Ob0

#### Listing 2.9: Optimizing MSVC 2008 /Ob0

But the code of the solid\_box::get\_weight() method is much more interesting:

#### Listing 2.10: Optimizing MSVC 2008 /Ob0

```
?get_weight@solid_box@@QAEHXZ PROC
                                                          ; solid_box::get_weight, COMDAT
; _this$ = ecx
        push
                esi
        mov
                esi, ecx
        push
                ecx, DWORD PTR [esi+12]
                ?get_density@solid_object@@QAEHXZ
                                                          ; solid_object::get_density
        call
                ecx, esi
        mov
                edi, eax
        mov
        call
                ?get_volume@box@@QAEHXZ
                                                          ; box::get_volume
        imul
                eax, edi
                edi
        pop
        pop
                esi
                0
?get_weight@solid_box@@QAEHXZ ENDP
                                                          ; solid_box::get_weight
```

get\_weight() just calling two methods, but for get\_volume() it just passing pointer to this, and for get\_density() it passing pointer to this shifted by 12 (or 0xC) bytes, and there, in the solid\_box class memory layout, fields of the solid\_object class are beginning.

Thus, solid\_object::get\_density() method will believe it is dealing with usual solid\_object class, and box::get\_volume() method will work with its three fields, believing this is usual object of the box class.

Thus, we can say, an object of a class, inheriting from several other classes, representing in memory *united* class, containing all inherited fields. And each inherited method called with a pointer to corresponding structure's part passed.

## 2.1.5 Virtual methods

Yet another simple example:

```
#include <stdio.h>
class object
    public:
        int color;
        object() { };
        object (int color) { this->color=color; };
        virtual void dump()
            printf ("color=%d\n", color);
        };
};
class box : public object
    private:
        int width, height, depth;
   public:
        box(int color, int width, int height, int depth)
            this->color=color;
            this->width=width;
            this->height=height;
            this->depth=depth;
        };
        void dump()
            printf ("this is box. color=%d, width=%d, height=%d, depth=%d\n", color, width,
    height, depth);
        };
};
class sphere : public object
    private:
        int radius;
    public:
        sphere(int color, int radius)
            this->color=color;
            this->radius=radius;
        };
        void dump()
            printf ("this is sphere. color=%d, radius=%d\n", color, radius);
        };
};
int main()
    box b(1, 10, 20, 30);
    sphere s(2, 40);
    object *o1=&b;
    object *o2=&s;
    o1->dump();
```

```
02->dump();
  return 0;
};
```

Class object has virtual method dump(), being replaced in the box and sphere class-inheritors.

If in an environment, where it is not known what type has object, as in the main() function in example, a virtual method dump() is called, somewhere, the information about its type must be stored, so to call relevant virtual method.

Let's compile it in MSVC 2008 with /0x and /0b0 options and let's see main() function code:

```
_{s} = -32
                                                            ; size = 12
_{b} = -20
                                                            ; size = 20
_main
        PROC
                                                            : 00000020H
        sub
                esp, 32
                30
                                                            : 0000001eH
        push
                20
                                                            ; 0000014H
        push
                 10
                                                            ; 0000000aH
        push
                 1
        push
                 ecx, DWORD PTR _b$[esp+48]
        lea
        call
                ??Obox@@QAE@HHHH@Z
                                                            ; box::box
                40
                                                            ; 00000028H
        push
        push
                 2
                 ecx, DWORD PTR _s$[esp+40]
        lea
        call
                 ??Osphere@@QAE@HH@Z
                                                            ; sphere::sphere
        mov
                 eax, DWORD PTR _b$[esp+32]
                 edx, DWORD PTR [eax]
        mov
                ecx, DWORD PTR _b$[esp+32]
        lea
        call
                eax, DWORD PTR _s$[esp+32]
        mov
                edx, DWORD PTR [eax]
        mov
                ecx, DWORD PTR _s$[esp+32]
        lea
        call
                 edx
        xor
                eax, eax
                 esp, 32
                                                            ; 00000020H
        add
        ret
                 0
        ENDP
main
```

Pointer to the dump() function is taken somewhere from object. Where the address of new method would be written there? Only somewhere in constructors: there is no other place since nothing more is called in the main() function. <sup>4</sup> Let's see *box* class constructor's code:

```
??_R0?AVbox@@@8 DD FLAT:??_7type_info@@6B@
                                                           ; box 'RTTI Type Descriptor'
        DD
                OOH
        DB
                 '.?AVbox@@', OOH
??_R1A@?OA@EA@box@@8 DD FLAT:??_R0?AVbox@@@8
                                                           ; box::'RTTI Base Class Descriptor at
    (0,-1,0,64),
        DD
                01H
        DD
                OOH
        DD
                OfffffffH
        DD
                OOH
        DD
                040H
        DD
                FLAT: ?? R3box@@8
??_R2box@@8 DD FLAT:??_R1A@?OA@EA@box@@8
                                                           ; box::'RTTI Base Class Array'
        DD
                FLAT: ?? R1A@?OA@EA@object@@8
??_R3box@@8 DD
                OOH
                                                           ; box::'RTTI Class Hierarchy Descriptor'
        DD
                OOH
        DD
                02H
        DD
                FLAT: ?? R2box@@8
```

<sup>&</sup>lt;sup>4</sup>About pointers to functions, read more in relevant section:(1.18)

2.2. OSTREAM CHAPTER 2. C++

```
??_R4box@@6B@ DD 00H
                                                           ; box::'RTTI Complete Object Locator'
        DD
                OOH
        DD
                OOH
        DD
                FLAT: ?? RO? AVbox @@ 8
        DD
                FLAT: ?? R3box@@8
??_7box@@6B@ DD FLAT:??_R4box@@6B@
                                                           ; box::'vftable'
        DD
                FLAT:?dump@box@@UAEXXZ
_{color} = 8
                                                           ; size = 4
_width = 12
                                                           ; size = 4
height = 16
                                                           ; size = 4
_{depth} = 20
                                                           ; size = 4
??Obox@@QAE@HHHH@Z PROC
                                                           ; box::box, COMDAT
; _this$ = ecx
        push
                esi
        mov
                esi, ecx
        call
                ??Oobject@@QAE@XZ
                                                           ; object::object
                 eax, DWORD PTR _color$[esp]
        mov
                ecx, DWORD PTR _width$[esp]
        mov
                edx, DWORD PTR _height$[esp]
        mov
                DWORD PTR [esi+4], eax
        mov
        mov
                eax, DWORD PTR _depth$[esp]
                DWORD PTR [esi+16], eax
        mov
                DWORD PTR [esi], OFFSET ??_7box@@6B@
        mov
                DWORD PTR [esi+8], ecx
        mov
                DWORD PTR [esi+12], edx
        mov
        mov
                eax, esi
                 esi
        gog
                                                           ; 0000010H
                16
        ret
??Obox@@QAE@HHHH@Z ENDP
                                                           ; box::box
```

Here we see slightly different memory layout: the first field is a pointer to some table box:: 'vftable' (name was set by MSVC compiler).

In this table we see a link to the table named box:: 'RTTI Complete Object Locator' and also a link to the box::dump() method. So this is named virtual methods table and RTTI table of virtual methods contain addresses of methods and RTTI table contain information about types. By the way, RTTI-tables are the tables enumerated while calling to dynamic\_cast and typeid in C++. You can also see here class name as plain text string. Thus, a method of base object class may call virtual method object::dump(), which in turn, will call a method of inherited class since that information is present right in the object's structure.

Some additional CPU time needed for enumerating these tables and finding right virtual method address, thus virtual methods are widely considered as slightly slower than common methods.

In GCC-generated code RTTI-tables constructed slightly differently.

## 2.2 ostream

Let's start again with a "hello world" example, but now will use ostream:

```
#include <iostream>
int main()
{
    std::cout << "Hello, world!\n";
}</pre>
```

Almost any C++ textbook tells that « operation can be replaced (overloaded) for other types. That is what is done in ostream. We see that operator« is called for ostream:

Listing 2.11: MSVC 2012 (reduced listing)

```
$SG37112 DB 'Hello, world!', OaH, OOH
```

<sup>&</sup>lt;sup>5</sup>Run-time type information

2.3. REFERENCES CHAPTER 2. C++

```
PROC
_main
                OFFSET $SG37112
        push
                OFFSET ?cout@std@@3V?$basic_ostream@DU?$char_traits@D@std@@@1@A ; std::cout
        push
                 ??$?6U?$char_traits@D@std@@gstd@@YAAAV?$basic_ostream@DU?
   $char_traits@D@std@@@@@AAV10@PBD@Z ; std::operator<<<std::char_traits<char> >
        add
                 esp, 8
        xor
                 eax, eax
        ret
                 0
_{\mathtt{main}}
        ENDP
```

Let's modify the example:

```
#include <iostream>
int main()
{
         std::cout << "Hello, " << "world!\n";
}</pre>
```

And again, from many C++ textbooks we know that the result of each operator« in ostream is forwarded to the next one. Indeed:

Listing 2.12: MSVC 2012

```
$SG37112 DB
                'world!', OaH, OOH
$SG37113 DB
                'Hello, ', OOH
       PROC
_main
                OFFSET $SG37113; 'Hello, '
        push
                OFFSET ?cout@std@@3V?$basic_ostream@DU?$char_traits@D@std@@@1@A ; std::cout
        push
        call
                ??$?6U?$char_traits@D@std@@@std@@YAAAV?$basic_ostream@DU?
   $char_traits@D@std@@@0@AAV10@PBD@Z ; std::operator<<<std::char_traits<char> >
        add
                esp, 8
                OFFSET $SG37112; 'world!'
        push
        push
                                    ; result of previous function
        call
                ??$?6U?$char_traits@D@std@@gstd@@YAAAV?$basic_ostream@DU?
   $char_traits@D@std@@@0@AAV10@PBD@Z ; std::operator<<<std::char_traits<char> >
        add
                esp, 8
        xor
                eax, eax
        ret.
        ENDP
main
```

If to replace operator  $\ll$  by f(), that code can be rewritten as:

```
f(f(std::cout, "Hello, "), "world!")
```

GCC generates almost the same code as MSVC.

## 2.3 References

In C++, references are pointers (1.7) as well, but they are called *safe*, because it is harder to make a mistake while dealing with them [14, 8.3.2]. For example, reference must always be pointing to the object of corresponding type and cannot be NULL [6, 8.6]. Even more than that, reference cannot be changed, it is not possible to point it to another object (reseat) [6, 8.5]. If we will try to change the pointers example (1.7) to use references instead of pointers:

```
void f2 (int x, int y, int & sum, int & product)
{
          sum=x+y;
          product=x*y;
};
```

Then we'll figure out the compiled code is just the same as in pointers example (1.7):

Listing 2.13: Optimizing MSVC 2010

```
_x = 8
                                                           ; size = 4
_y$ = 12
                                                           ; size = 4
_{sum} = 16
                                                           ; size = 4
_product$ = 20
                                                           ; size = 4
?f2@@YAXHHAAHO@Z PROC
                                                           ; f2
                ecx, DWORD PTR _y$[esp-4]
                eax, DWORD PTR _x$[esp-4]
        mov
                edx, DWORD PTR [eax+ecx]
        lea
        imul eax, ecx
        mov ecx, DWORD PTR _product$[esp-4]
        push esi
                esi, DWORD PTR _sum$[esp]
        mov
                DWORD PTR [esi], edx
        mov
                DWORD PTR [ecx], eax
        mov
        pop
                esi
        ret
                0
?f2@@YAXHHAAHO@Z ENDP
                                                           ; f2
```

(A reason why C++ functions has such strange names, is described here: 2.1.1.)

## 2.4 STL

N.B.: all examples here were checked only in 32-bit environment. x64 wasn't checked.

## 2.4.1 std::string

## **Internals**

Many string libraries ([32, 2.2]) implements structure containing pointer to the buffer containing string, a variable always containing current string length (that is very convenient for many functions: [32, 2.2.1]) and a variable containing current buffer size. A string in buffer is usually terminated with zero: in order to be able to pass a pointer to a buffer into the functions taking usual C ASCIIZ<sup>6</sup>-string.

It is not specified in the C++ standard ([14]) how std::string should be implemented, however, it is usually implemented as described above.

By standard, std::string is not a class (as QString in Qt, for instance) but template, this is done in order to support various character types: at least char and wchar\_t.

There are no assembly listings, because std::string internals in MSVC and GCC can be illustrated without them.

**MSVC** MSVC implementation may store buffer in place instead of pointer to buffer (if the string is shorter than 16 symbols). This mean that short string will occupy at least 16+4+4=24 bytes in 32-bit environment or at least 16+8+8=32 bytes in 64-bit, and if the string is longer than 16 characters, add also length of the string itself.

Listing 2.14: example for MSVC

<sup>&</sup>lt;sup>6</sup>ASCII Zero (null-terminated ASCII string)

```
void dump_std_string(std::string s)
{
    struct std_string *p=(struct std_string*)&s;
    printf ("[%s] size:%d capacity:%d\n", p->size>16 ? p->u.ptr : p->u.buf, p->size, p->
    capacity);
};
int main()
{
    std::string s1="short string";
    std::string s2="string longer that 16 bytes";

    dump_std_string(s1);
    dump_std_string(s2);

    // that works without using c_str()
    printf ("%s\n", &s1);
    printf ("%s\n", s2);
};
```

Almost everything is clear from the source code.

Couple notes:

If the string is shorter than 16 symbols, a buffer for the string will not be allocated in the heap. This is convenient because in practice, large amount of strings are short indeed. Apparently, Microsoft developers chose 16 characters as a good balance.

Very important thing here is in the end of main() functions: I'm not using c\_str() method, nevertheless, if to compile the code and run, both strings will be appeared in the console!

This is why it works.

The string is shorter than 16 characters and buffer with the string is located in the beginning of std::string object (it can be treated just as structure). printf() treats pointer as a pointer to the null-terminated array of characters, hence it works.

Second string (longer than 16 characters) printing is even more dangerous: it is typical programmer's mistake (or typo) to forget to write c\_str(). This works because at the moment a pointer to buffer is located at the start of structure. This may left unnoticed for a long span of time: until a longer string will appear there, then a process will crash.

## **GCC** GCC implementation of a structure has one more variable—reference count.

One interesting fact is that a pointer to std::string instance of class points not to beginning of the structure, but to the pointer to buffer. In libstdc++-v3\include\bits\basic\_string.h we may read that it was made for convenient debugging:

```
* The reason you want _M_data pointing to the character %array and
* not the _Rep is so that the debugger can see the string
* contents. (Probably we should add a non-inline member to get
* the _Rep for the debugger to use, so users can check the actual
* string length.)
```

## basic\_string.h source code

I considering this in my example:

Listing 2.15: example for GCC

```
printf ("[%s] size:%d capacity:%d\n", p1, p2->length, p2->capacity);
};
int main()
{
    std::string s1="short string";
    std::string s2="string longer that 16 bytes";

    dump_std_string(s1);
    dump_std_string(s2);

    // GCC type checking workaround:
    printf ("%s\n", *(char**)&s1);
    printf ("%s\n", *(char**)&s2);
};
```

A trickery should be also used to imitate mistake I already wrote above because GCC has stronger type checking, nevertheless, printf() works here without c\_str() as well.

#### More complex example

```
#include <string>
#include <stdio.h>

int main()
{
        std::string s1="Hello, ";
        std::string s2="world!\n";
        std::string s3=s1+s2;

        printf ("%s\n", s3.c_str());
}
```

#### Listing 2.16: MSVC 2012

```
$SG39512 DB
                'Hello, ', OOH
$SG39514 DB
                'world!', OaH, OOH
$SG39581 DB
                '%s', OaH, OOH
_{s2} = -72
                                                          ; size = 24
_s3$ = -48
                                                          ; size = 24
s1$ = -24
                                                          ; size = 24
_main PROC
        sub
                esp, 72
                                                          ; 00000048H
        push
                OFFSET $SG39512
        push
        lea
                ecx, DWORD PTR _s1$[esp+80]
                DWORD PTR _s1$[esp+100], 15
                                                          ; 0000000fH
        mov
                DWORD PTR _s1$[esp+96], 0
        mov
        mov
                BYTE PTR _s1$[esp+80], 0
                ?assign@?$basic_string@DU?$char_traits@D@std@@V?
    $allocator@D@2@@std@@QAEAAV12@PBDI@Z ; std::basic_string<char,std::char_traits<char>,std::
    allocator<char> >::assign
        push
                OFFSET $SG39514
        push
                ecx, DWORD PTR _s2$[esp+80]
        lea
                DWORD PTR _s2$[esp+100], 15
        mov
                                                          ; 0000000fH
                DWORD PTR _s2[esp+96], 0
        mov
```

```
mov
                BYTE PTR _s2$[esp+80], 0
                ?assign@?$basic_string@DU?$char_traits@D@std@@V?
        call
   $allocator@D@2@@std@@QAEAAV12@PBDI@Z ; std::basic_string<char,std::char_traits<char>,std::
   allocator<char> >::assign
                eax, DWORD PTR _s2$[esp+72]
        lea
        push
                eax
                eax, DWORD PTR _s1$[esp+76]
        lea
        push
        lea
                eax, DWORD PTR _s3$[esp+80]
        push
                eax
                ??$?HDU?$char_traits@D@std@@V?$allocator@D@1@@std@@YA?AV?$basic_string@DU?
        call
   $char_traits@D@std@@V?$allocator@D@2@@0@ABV10@0@Z ; std::operator+<char,std::char_traits<char</pre>
   >,std::allocator<char> >
        ; inlined c_str() method:
                DWORD PTR _s3$[esp+104], 16
                                                          ; 0000010H
        lea
                eax, DWORD PTR _s3$[esp+84]
                eax, DWORD PTR _s3$[esp+84]
        cmovae
        push
        push
                OFFSET $SG39581
        call
                _printf
        add
                esp, 20
                                                          ; 0000014H
                DWORD PTR _s3$[esp+92], 16
                                                          ; 0000010H
        cmp
                SHORT $LN119@main
        jb
                DWORD PTR _s3$[esp+72]
        push
        call
                ??3@YAXPAX@Z
                                                          ; operator delete
        add
                esp, 4
$LN119@main:
                DWORD PTR _s2$[esp+92], 16
                                                          ; 0000010H
                DWORD PTR _s3$[esp+92], 15
                                                          ; 0000000fH
        mov
                DWORD PTR _s3$[esp+88], 0
        mov
                BYTE PTR _s3[esp+72], 0
        mov
                SHORT $LN151@main
        jb
                DWORD PTR _s2$[esp+72]
        push
                ??3@YAXPAX@Z
        call
                                                          ; operator delete
        add
                esp, 4
$LN151@main:
                DWORD PTR _s1$[esp+92], 16
        cmp
                                                          ; 0000010H
                DWORD PTR _s2$[esp+92], 15
                                                          ; 0000000fH
        mov
                DWORD PTR _s2$[esp+88], 0
        mov
                BYTE PTR _s2$[esp+72], 0
        mov
        jb
                SHORT $LN195@main
                DWORD PTR _s1$[esp+72]
        push
                ??3@YAXPAX@Z
        call
                                                          ; operator delete
        add
                esp, 4
$LN195@main:
                eax, eax
        xor
        add
                esp, 72
                                                          ; 00000048H
        ret.
        ENDP
main
```

Compiler not constructing strings statically: how it is possible anyway if buffer should be located in the heap? Usual ASCIIZ strings are stored in the data segment instead, and later, at the moment of execution, with the help of "assign" method, s1 and s2 strings are constructed. With the help of operator+, s3 string is constructed.

Please note that there are no call to c\_str() method, because, its code is tiny enough so compiler inlined it right here: if the string is shorter than 16 characters, a pointer to buffer is leaved in EAX register, and an address of the string buffer located in the heap is fetched otherwise.

Next, we see calls to the 3 destructors, and they are called if string is longer than 16 characters: then a buffers in the

heap should be freed. Otherwise, since all three std::string objects are stored in the stack, they are freed automatically, upon function finish.

As a consequence, short strings processing is faster because of lesser heap accesses.

GCC code is even simpler (because GCC way, as I mentioned above, is not to store shorter string right in the structure):

Listing 2.17: GCC 4.8.1

```
.LCO:
        .string "Hello, "
.LC1:
        .string "world!\n"
main:
        push
                ebp
        mov
                ebp, esp
                edi
        push
        push
                esi
        push
                ebx
        and
                esp, -16
                esp, 32
        sub
                ebx, [esp+28]
        lea
                edi, [esp+20]
        lea
                DWORD PTR [esp+8], ebx
        mov
                esi, [esp+24]
        lea
                DWORD PTR [esp+4], OFFSET FLAT:.LCO
        mov
                DWORD PTR [esp], edi
        mov
                 _ZNSsC1EPKcRKSaIcE
        call
        mov
                DWORD PTR [esp+8], ebx
                DWORD PTR [esp+4], OFFSET FLAT:.LC1
        mov
                DWORD PTR [esp], esi
        mov
                _ZNSsC1EPKcRKSaIcE
        call
                DWORD PTR [esp+4], edi
        mov
                DWORD PTR [esp], ebx
        mov
                _ZNSsC1ERKSs
        call
                DWORD PTR [esp+4], esi
        mov
                DWORD PTR [esp], ebx
        mov
        call
                 _ZNSs6appendERKSs
        ; inlined c_str():
                eax, DWORD PTR [esp+28]
        mov
                DWORD PTR [esp], eax
        mov
                puts
        call
                eax, DWORD PTR [esp+28]
        mov
                ebx, [esp+19]
        lea
                DWORD PTR [esp+4], ebx
        mov
        sub
                eax, 12
        mov
                DWORD PTR [esp], eax
                _ZNSs4_Rep10_M_disposeERKSaIcE
        call
                eax, DWORD PTR [esp+24]
        mov
                DWORD PTR [esp+4], ebx
        mov
                eax, 12
        sub
                DWORD PTR [esp], eax
        mov
                 _ZNSs4_Rep10_M_disposeERKSaIcE
        call
                eax, DWORD PTR [esp+20]
```

```
DWORD PTR [esp+4], ebx
sub
        eax, 12
        DWORD PTR [esp], eax
mov
        _ZNSs4_Rep10_M_disposeERKSaIcE
call
        esp, [ebp-12]
lea
        eax, eax
xor
        ebx
pop
        esi
pop
pop
        edi
        ebp
pop
ret
```

It can be seen that not a pointer to object is passed to destructors, but rather a place 12 bytes (or 3 words) before, i.e., pointer to the real start of the structure.

#### std::string as a global variable

Experienced C++ programmers may argue: a global variables of STL<sup>7</sup> types are in fact can be defined. Yes, indeed:

```
#include <stdio.h>
#include <string>
std::string s="a string";
int main()
{
         printf ("%s\n", s.c_str());
};
```

Listing 2.18: MSVC 2012

```
$SG39512 DB
                'a string', 00H
$SG39519 DB
                '%s', OaH, OOH
_main
        PROC
                DWORD PTR ?s@@3V?$basic_string@DU?$char_traits@D@std@@V?$allocator@D@2@@std@@A
        cmp
   +20, 16; 00000010H
                eax, OFFSET ?s@@3V?$basic_string@DU?$char_traits@D@std@@V?$allocator@D@2@@std@@A
        mov
        cmovae eax, DWORD PTR ?s@@3V?$basic_string@DU?$char_traits@D@std@@V?
   $allocator@D@2@@std@@A
        push
                OFFSET $SG39519
        push
        call
                _printf
        add
                esp, 8
                eax, eax
        xor
        ret
_{\mathtt{main}}
        ENDP
??__Es@@YAXXZ PROC
                                                          ; 'dynamic initializer for 's'', COMDAT
        push
                OFFSET $SG39512
        push
                ecx, OFFSET ?s@@3V?$basic_string@DU?$char_traits@D@std@@V?$allocator@D@2@@std@@A
        mov
                ?assign@?$basic_string@DU?$char_traits@D@std@@V?
        call
   $allocator@D@2@@std@@QAEAAV12@PBDI@Z ; std::basic_string<char,std::char_traits<char>,std::
   allocator<char> >::assign
                OFFSET ??__Fs@@YAXXZ
        push
                                                          ; 'dynamic atexit destructor for 's'
        call
                _atexit
                ecx
        pop
```

<sup>&</sup>lt;sup>7</sup>(C++) Standard Template Library: 2.4

```
ret
                                                         ; 'dynamic initializer for 's'
??__Es@@YAXXZ ENDP
??__Fs@@YAXXZ PROC
                                                         ; 'dynamic atexit destructor for 's',
    COMDAT
        push
                ecx
                DWORD PTR ?s@@3V?$basic_string@DU?$char_traits@D@std@@V?$allocator@D@2@@std@@A
        cmp
   +20, 16; 00000010H
                SHORT $LN23@dynamic
        jb
        push
                esi, DWORD PTR ?s@@3V?$basic_string@DU?$char_traits@D@std@@V?
        mov
   $allocator@D@2@@std@@A
                ecx, DWORD PTR $T2[esp+8]
                ??0?$_Wrap_alloc@V?$allocator@D@std@@@std@@QAE@XZ ; std::_Wrap_alloc<std::
        call
   allocator<char> >::_Wrap_alloc<std::allocator<char> >
                OFFSET ?s@@3V?$basic_string@DU?$char_traits@D@std@@V?$allocator@D@2@@std@@A ; s
        push
                ecx, DWORD PTR $T2[esp+12]
                ??$destroy@PAD@?$_Wrap_alloc@V?$allocator@D@std@@@std@@QAEXPAPAD@Z ; std::
        call
    _Wrap_alloc<std::allocator<char> >::destroy<char *>
        lea
                ecx, DWORD PTR $T1[esp+8]
                ??0?$_Wrap_alloc@V?$allocator@D@std@@@std@@QAE@XZ; std::_Wrap_alloc<std::
        call
   allocator<char> >::_Wrap_alloc<std::allocator<char> >
        push
                esi
        call
                ??3@YAXPAX@Z
                                                         ; operator delete
        add
                esp, 4
                esi
        pop
$LN23@dynamic:
                DWORD PTR ?s@@3V?$basic_string@DU?$char_traits@D@std@@V?$allocator@D@2@@std@@A
        mov
   +20, 15; 0000000fH
                DWORD PTR ?s@@3V?$basic_string@DU?$char_traits@D@std@@V?$allocator@D@2@@std@@A
        mov
   +16, 0
                BYTE PTR ?s@@3V?$basic_string@DU?$char_traits@D@std@@V?$allocator@D@2@@std@@A, 0
        mov
        pop
                ecx
                0
        ret
??__Fs@@YAXXZ ENDP
                                                         ; 'dynamic atexit destructor for 's'
```

In fact, a special function with all constructors of global variables is called from CRT, before main(). More than that: with the help of atexit() another function is registered: which contain all destructors of such variables.

GCC works likewise:

Listing 2.19: GCC 4.8.1

```
main:
                 ebp
        push
        mov
                 ebp, esp
                 esp, -16
        and
                 esp, 16
        sub
        mov
                 eax, DWORD PTR s
                DWORD PTR [esp], eax
        mov
        call
                 puts
        xor
                 eax, eax
        leave
        ret
.LCO:
        .string "a string"
_GLOBAL__sub_I_s:
                 esp, 44
        sub
        lea
                 eax, [esp+31]
                 DWORD PTR [esp+8], eax
        mov
                 DWORD PTR [esp+4], OFFSET FLAT:.LCO
        mov
                 DWORD PTR [esp], OFFSET FLAT:s
        mov
                 _ZNSsC1EPKcRKSaIcE
        call
```

```
DWORD PTR [esp+8], OFFSET FLAT:__dso_handle
        mov
                DWORD PTR [esp+4], OFFSET FLAT:s
        mov
                DWORD PTR [esp], OFFSET FLAT:_ZNSsD1Ev
        mov
        call
                 __cxa_atexit
        add
                esp, 44
        ret
.LFE645:
        .size
                _GLOBAL__sub_I_s, .-_GLOBAL__sub_I_s
        .section
                        .init_array,"aw"
        .align 4
        .long
                 _GLOBAL__sub_I_s
        .globl s
        .bss
        .align 4
        .type
                s, @object
        .size
                s, 4
s:
        .zero
        .hidden __dso_handle
```

It even not creates separated functions for this, each destructor is passed to atexit(), one by one.

## 2.4.2 std::list

This is a well-known doubly-linked list: each element has two pointers, to the previous and the next elements.

This mean that a memory footprint is enlarged by 2 words for each element (8 bytes in 32-bit environment or 16 bytes in 64-bit).

This is also a circular list, meaning that the last element has a pointer to the first and vice versa.

C++ STL just append "next" and "previous" pointers to your existing structure you wish to unite into a list.

Let's work out an example with a simple 2-variable structure we want to store in the list.

Although standard C++ standard [14] does not offer how to implement it, MSVC and GCC implementations are straightforward and similar to each other, so here is only one source code for both:

```
#include <stdio.h>
#include <list>
#include <iostream>
struct a
{
        int x;
        int y;
};
struct List_node
        struct List_node* _Next;
        struct List_node* _Prev;
        int x;
        int y;
};
void dump_List_node (struct List_node *n)
        printf ("ptr=0x%p _Next=0x%p _Prev=0x%p x=%d y=%d\n",
                n, n->_Next, n->_Prev, n->x, n->y);
};
void dump_List_vals (struct List_node* n)
{
        struct List_node* current=n;
        for (;;)
```

```
{
                dump_List_node (current);
                current=current->_Next;
                if (current==n) // end
                        break;
        };
};
void dump_List_val (unsigned int *a)
#ifdef _MSC_VER
        // GCC implementation doesn't have "size" field
        printf ("_Myhead=0x%p, _Mysize=%d\n", a[0], a[1]);
#endif
        dump_List_vals ((struct List_node*)a[0]);
};
int main()
        std::list<struct a> 1;
        printf ("* empty list:\n");
        dump_List_val((unsigned int*)(void*)&l);
        struct a t1;
        t1.x=1;
        t1.y=2;
        1.push_front (t1);
        t1.x=3;
        t1.y=4;
        1.push_front (t1);
        t1.x=5;
        t1.y=6;
        1.push_back (t1);
        printf ("* 3-elements list:\n");
        dump_List_val((unsigned int*)(void*)&1);
        std::list<struct a>::iterator tmp;
        printf ("node at .begin:\n");
        tmp=l.begin();
        dump_List_node ((struct List_node *)*(void**)&tmp);
        printf ("node at .end:\n");
        tmp=l.end();
        dump_List_node ((struct List_node *)*(void**)&tmp);
        printf ("* let's count from the begin:\n");
        std::list<struct a>::iterator it=l.begin();
        printf ("1st element: %d %d\n", (*it).x, (*it).y);
        it++;
        printf ("2nd element: %d %d\n", (*it).x, (*it).y);
        it++;
        printf ("3rd element: %d %d\n", (*it).x, (*it).y);
        it++;
        printf ("element at .end(): %d %d\n", (*it).x, (*it).y);
        printf ("* let's count from the end:\n");
        std::list<struct a>::iterator it2=1.end();
        printf ("element at .end(): %d %d\n", (*it2).x, (*it2).y);
        printf ("3rd element: %d %d\n", (*it2).x, (*it2).y);
```

```
it2--;
printf ("2nd element: %d %d\n", (*it2).x, (*it2).y);
it2--;
printf ("1st element: %d %d\n", (*it2).x, (*it2).y);

printf ("removing last element...\n");
l.pop_back();
dump_List_val((unsigned int*)(void*)&l);
};
```


#### GCC

Let's start with GCC.

When we run the example, we'll see a long dump, let's work with it part by part.

```
* empty list:
ptr=0x0028fe90 _Next=0x0028fe90 _Prev=0x0028fe90 x=3 y=0
```

Here we see an empty list. Despite the fact it is empty, it has one element with garbage in x and y variables. Both "next" and "prev" pointers are pointing to the self node:



That's is the moment when .begin and .end iterators are equal to each other. Let's push 3 elements, and the list internally will be:

```
* 3-elements list:


ptr=0x000349a0 _Next=0x00034988 _Prev=0x0028fe90 x=3 y=4

ptr=0x00034988 _Next=0x00034b40 _Prev=0x000349a0 x=1 y=2

ptr=0x00034b40 _Next=0x0028fe90 _Prev=0x00034988 x=5 y=6

ptr=0x0028fe90 _Next=0x000349a0 _Prev=0x00034b40 x=5 y=6
```

The last element is still at 0x0028fe90, it will not be moved until list disposal. It still contain random garbage in x and y fields (5 and 6). By occasion, these values are the same as in the last element, but it doesn't mean they are meaningful. Here is how 3 elements will be stored in memory:



The variable l is always points to the first node.

.begin() and .end() iterators are not pointing to anything and not present in memory at all, but the pointers to these nodes will be returned when corresponding method is called.

Having a "garbage" element is a very popular practice in implementing doubly-linked lists. Without it, a lot of operations may become slightly more complex and, hence, slower.

Iterator in fact is just a pointer to a node. list.begin() and list.end() are just returning pointers.

```
node at .begin:

ptr=0x000349a0 _Next=0x00034988 _Prev=0x0028fe90 x=3 y=4

node at .end:

ptr=0x0028fe90 _Next=0x000349a0 _Prev=0x00034b40 x=5 y=6
```

The fact the list is circular is very helpful here: having a pointer to the first list element, i.e., that is in the l variable, it is easy to get a pointer to the last one quickly, without need to traverse whole list. Inserting element at the list end is also quick, thanks to this feature.

operator- and operator++ are just set current iterator value to the current\_node->prev or current\_node->next values. Reverse iterators (.rbegin, .rend) works just as the same, but in inverse way.

operator\* of iterator just returns pointer to the point in the node structure, where user's structure is beginning, i.e., pointer to the very first structure element (x).

List insertion and deletion is trivial: just allocate new node (or deallocate) and fix all pointers to be valid.

That's why iterator may become invalid after element deletion: it may still point to the node already deallocated. And of course, the information from the freed node, to which iterator still points, cannot be used anymore.

The GCC implementation (as of 4.8.1) doesn't store current list size: this resulting in slow .size() method: it should traverse the whole list counting elements, because it doesn't have any other way to get the information. This mean this operation is O(n), i.e., it is as slow, as how many elements present in the list.

Listing 2.20: GCC 4.8.1-O3 -fno-inline-small-functions

```
main
                 proc near
                 push
                         ebp
                 mov
                         ebp, esp
                 push
                         esi
                 push
                         ebx
                         esp, OFFFFFFOh
                 and
                         esp, 20h
                 sub
                         ebx, [esp+10h]
                 lea
                         dword ptr [esp], offset s; "* empty list:"
                 mov
                 mov
                          [esp+10h], ebx
                          [esp+14h], ebx
                 mov
                 call
                         puts
                 mov
                          [esp], ebx
                 call
                         _Z13dump_List_valPj ; dump_List_val(uint *)
                         esi, [esp+18h]
                 lea
                 mov
                          [esp+4], esi
                 mov
                          [esp], ebx
```

```
mov
                         dword ptr [esp+18h], 1; X for new element
                         dword ptr [esp+1Ch], 2; Y for new element
                mov
                         _ZNSt4listI1aSaISO_EE10push_frontERKSO_ ; std::list<a,std::allocator<a
                call
    >>::push_front(a const&)
                         [esp+4], esi
                         [esp], ebx
                mov
                         dword ptr [esp+18h], 3; X for new element
                mov
                         dword ptr [esp+1Ch], 4; Y for new element
                mov
                call
                         _ZNSt4listI1aSaIS0_EE10push_frontERKS0_ ; std::list<a,std::allocator<a
    >>::push_front(a const&)
                mov
                         dword ptr [esp], 10h
                         dword ptr [esp+18h], 5; X for new element
                mov
                mov
                         dword ptr [esp+1Ch], 6; Y for new element
                call
                                          ; operator new(uint)
                         _Znwj
                         eax, OFFFFFF8h
                cmp
                         short loc_80002A6
                jz
                         ecx, [esp+1Ch]
                mov
                mov
                         edx, [esp+18h]
                         [eax+0Ch], ecx
                mov
                mov
                         [eax+8], edx
loc_80002A6:
                                         ; CODE XREF: main+86
                         [esp+4], ebx
                mov
                         [esp], eax
                mov
                call
                         _ZNSt8__detail15_List_node_base7_M_hookEPS0_ ; std::__detail::
    _List_node_base::_M_hook(std::__detail::_List_node_base*)
                         dword ptr [esp], offset a3ElementsList; "* 3-elements list:"
                mov
                call
                         puts
                mov
                         [esp], ebx
                         _Z13dump_List_valPj ; dump_List_val(uint *)
                call
                         dword ptr [esp], offset aNodeAt_begin; "node at .begin:"
                mov
                call
                mov
                         eax, [esp+10h]
                mov
                         [esp], eax
                         _Z14dump_List_nodeP9List_node ; dump_List_node(List_node *)
                call
                         dword ptr [esp], offset aNodeAt_end ; "node at .end:"
                mov
                call
                         puts
                mov
                         [esp], ebx
                call
                         _Z14dump_List_nodeP9List_node ; dump_List_node(List_node *)
                         dword ptr [esp], offset aLetSCountFromT; "* let's count from the begin:"
                mov
                         puts
                call
                         esi, [esp+10h]
                mov
                mov
                         eax, [esi+0Ch]
                         [esp+0Ch], eax
                mov
                         eax, [esi+8]
                mov
                         dword ptr [esp+4], offset a1stElementDD ; "1st element: %d %d\n"
                mov
                mov
                         dword ptr [esp], 1
                         [esp+8], eax
                mov
                         __printf_chk
                call
                         esi, [esi]; operator++: get ->next pointer
                mov
                         eax, [esi+0Ch]
                mov
                         [esp+0Ch], eax
                mov
                         eax, [esi+8]
                mov
                mov
                         dword ptr [esp+4], offset a2ndElementDD; "2nd element: %d %d\n"
                mov
                         dword ptr [esp], 1
                mov
                         [esp+8], eax
                call
                         __printf_chk
                mov
                         esi, [esi] ; operator++: get ->next pointer
                         eax, [esi+0Ch]
                mov
                mov
                         [esp+0Ch], eax
                         eax, [esi+8]
                mov
```

```
mov
                     dword ptr [esp+4], offset a3rdElementDD ; "3rd element: %d %d\n"
            mov
                     dword ptr [esp], 1
                     [esp+8], eax
            mov
                     __printf_chk
            call
                     eax, [esi]; operator++: get ->next pointer
            mov
                     edx, [eax+0Ch]
            mov
                     [esp+0Ch], edx
            mov
                     eax, [eax+8]
            mov
                     dword ptr [esp+4], offset aElementAt_endD; "element at .end(): %d %d\n"
            mov
                     dword ptr [esp], 1
            mov
                     [esp+8], eax
            mov
                     __printf_chk
            call
                     dword ptr [esp], offset aLetSCountFro_0; "* let's count from the end:"
            call
                     puts
            mov
                     eax, [esp+1Ch]
            mov
                     dword ptr [esp+4], offset aElementAt_endD; "element at .end(): %d %d\n"
                     dword ptr [esp], 1
            mov
            mov
                     [esp+0Ch], eax
                     eax, [esp+18h]
            mov
            mov
                     [esp+8], eax
                     __printf_chk
            call
                     esi, [esp+14h]
            mov
            mov
                     eax, [esi+0Ch]
                     [esp+0Ch], eax
            mov
                     eax, [esi+8]
            mov
                     dword ptr [esp+4], offset a3rdElementDD ; "3rd element: %d %d\n"
            mov
                     dword ptr [esp], 1
            mov
                     [esp+8], eax
            mov
            call
                     __printf_chk
                     esi, [esi+4]; operator--: get ->prev pointer
            mov
                     eax, [esi+0Ch]
            mov
                     [esp+0Ch], eax
            mov
            mov
                     eax, [esi+8]
                     dword ptr [esp+4], offset a2ndElementDD ; "2nd element: %d %d\n"
            mov
                     dword ptr [esp], 1
            mov
                     [esp+8], eax
            mov
                     __printf_chk
            call
                     eax, [esi+4]; operator --: get ->prev pointer
            mov
            mov
                     edx, [eax+0Ch]
                     [esp+0Ch], edx
            mov
                     eax, [eax+8]
            mov
                     dword ptr [esp+4], offset a1stElementDD ; "1st element: %d %d\n"
            mov
            mov
                     dword ptr [esp], 1
                     [esp+8], eax
            mov
                     __printf_chk
            call
                     dword ptr [esp], offset aRemovingLastEl; "removing last element..."
            mov
            call
                     esi, [esp+14h]
            mov
                     [esp], esi
            mov
                     _ZNSt8__detail15_List_node_base9_M_unhookEv ; std::__detail::
            call
_List_node_base::_M_unhook(void)
            mov
                     [esp], esi
                                      ; void *
                     _ZdlPv
                                      ; operator delete(void *)
            call
            mov
                     [esp], ebx
            call
                     _Z13dump_List_valPj ; dump_List_val(uint *)
            mov
                     [esp], ebx
                     _ZNSt10_List_baseI1aSaIS0_EE8_M_clearEv ; std::_List_base<a,std::
            call
allocator<a>>::_M_clear(void)
                     esp, [ebp-8]
            lea
            xor
                     eax, eax
            pop
                     ebx
```


	pop	esi
	pop	ebp
	retn	
main	endp	

Listing 2.21: The whole output

```
* empty list:
ptr=0x0028fe90 _Next=0x0028fe90 _Prev=0x0028fe90 x=3 y=0
* 3-elements list:
ptr=0x000349a0 _Next=0x00034988 _Prev=0x0028fe90 x=3 y=4
ptr=0x00034988 _Next=0x00034b40 _Prev=0x000349a0 x=1 y=2
ptr=0x00034b40 _Next=0x0028fe90 _Prev=0x00034988 x=5 y=6
node at .begin:
ptr=0x000349a0 _Next=0x00034988 _Prev=0x0028fe90 x=3 y=4
node at .end:
ptr=0x0028fe90 _Next=0x000349a0 _Prev=0x00034b40 x=5 y=6
* let's count from the begin:
1st element: 3 4
2nd element: 1 2
3rd element: 5 6
element at .end(): 5 6
* let's count from the end:
element at .end(): 5 6
3rd element: 5 6
2nd element: 1 2
1st element: 3 4
removing last element...
ptr=0x000349a0 _Next=0x00034988 _Prev=0x0028fe90 x=3 y=4
ptr=0x00034988 _Next=0x0028fe90 _Prev=0x000349a0 x=1 y=2
ptr=0x0028fe90 _Next=0x000349a0 _Prev=0x00034988 x=5 y=6
```

#### **MSVC**

MSVC implementation (2012) is just the same, but it also stores current list size. This mean, .size() method is very fast (O(1)): just read one value from memory. On the other way, size variable must be corrected at each insertion/deletion. MSVC implementation is also slightly different in a way it arrange nodes:



GCC has its "garbage" element at the end of the list, while MSVC at the beginning of it.

Listing 2.22: MSVC 2012 /Fa2.asm /Ox /GS- /Ob1

```
_1 = _1
                                                       ; size = 8
_{t1} = -8
                                                       ; size = 8
_main
       PROC
                                                       ; 0000010H
       sub
               esp, 16
       push
               ebx
               esi
       push
               edi
       push
               0
       push
               0
       push
       lea
               ecx, DWORD PTR _1$[esp+36]
               DWORD PTR _1$[esp+40], 0
       mov
       ; allocate first "garbage" element
               ?_Buynode0@?$_List_alloc@$0A@U?$_List_base_types@Ua@@V?
   $allocator@Ua@@@std@@@std@@QAEPAU?$_List_node@Ua@@PAX@2@PAU32@O@Z ; std::_List_alloc<0,</pre>
   std::_List_base_types<a,std::allocator<a> > >::_Buynode0
       mov
               edi, DWORD PTR __imp__printf
       mov
               ebx, eax
               OFFSET $SG40685; '* empty list:'
       push
               DWORD PTR _1$[esp+32], ebx
       mov
       call
               edi ; printf
               eax, DWORD PTR _1$[esp+32]
       lea
               eax
       push
       call
               ?dump_List_val@@YAXPAI@Z
                                                       ; dump_List_val
               esi, DWORD PTR [ebx]
       mov
       add
               esp, 8
               eax, DWORD PTR _t1$[esp+28]
       lea
       push
               eax
       push
               DWORD PTR [esi+4]
       lea
               ecx, DWORD PTR _1$[esp+36]
       push
               DWORD PTR _t1$[esp+40], 1; data for a new node
       mov
               DWORD PTR _t1$[esp+44], 2; data for a new node
       ; allocate new node
               $_List_node@Ua@@PAX@1@PAU21@OABUa@@@Z; std::_List_buy<a,std::allocator<a> >::_Buynode<a
   const &>
               DWORD PTR [esi+4], eax
       mov
               ecx, DWORD PTR [eax+4]
       mov
               DWORD PTR _t1$[esp+28], 3; data for a new node
       mov
               DWORD PTR [ecx], eax
       mov
               esi, DWORD PTR [ebx]
       mov
               eax, DWORD PTR _t1$[esp+28]
       lea
       push
               DWORD PTR [esi+4]
       push
               ecx, DWORD PTR _1$[esp+36]
       lea
       push
               DWORD PTR _t1$[esp+44], 4; data for a new node
       mov
       ; allocate new node
               ??$_Buynode@ABUa@@@?$_List_buy@Ua@@V?$allocator@Ua@@@std@@@std@@QAEPAU?
   $_List_node@Ua@@PAX@1@PAU21@OABUa@@@Z; std::_List_buy<a,std::allocator<a> >::_Buynode<a
   const &>
               DWORD PTR [esi+4], eax
       mov
               ecx, DWORD PTR [eax+4]
       mov
               DWORD PTR _t1$[esp+28], 5; data for a new node
       mov
       mov
               DWORD PTR [ecx], eax
       lea
               eax, DWORD PTR _t1$[esp+28]
               eax
       push
               DWORD PTR [ebx+4]
       push
               ecx, DWORD PTR _1$[esp+36]
       lea
       push
               DWORD PTR _t1$[esp+44], 6; data for a new node
       mov
```

```
; allocate new node
            ??$_Buynode@ABUa@@@?$_List_buy@Ua@@V?$allocator@Ua@@@std@@@std@@QAEPAU?
    call
$_List_node@Ua@@PAX@1@PAU21@OABUa@@@Z ; std::_List_buy<a,std::allocator<a> >::_Buynode<a</pre>
const &>
            DWORD PTR [ebx+4], eax
    mov
            ecx, DWORD PTR [eax+4]
    mov
            OFFSET $SG40689 ; '* 3-elements list:'
    push
            DWORD PTR _1$[esp+36], 3
    mov
            DWORD PTR [ecx], eax
    mov
    call
            edi ; printf
            eax, DWORD PTR _1$[esp+32]
    lea
    push
    call
            ?dump_List_val@@YAXPAI@Z
                                                     ; dump_List_val
    push
            OFFSET $SG40831; 'node at .begin:'
    call
            edi ; printf
    push
            DWORD PTR [ebx]; get next field of node $1$ variable points to
            ?dump_List_node@@YAXPAUList_node@@@Z
    call
                                                    ; dump_List_node
    push
            OFFSET $SG40835; 'node at .end:'
            edi ; printf
    call
    push
            ebx; pointer to the node $1$ variable points to!
    call
            ?dump_List_node@@YAXPAUList_node@@@Z
                                                    ; dump_List_node
            OFFSET $SG40839; '* let''s count from the begin:'
    push
    call
            edi ; printf
            esi, DWORD PTR [ebx]; operator++: get ->next pointer
    mov
            DWORD PTR [esi+12]
    push
            DWORD PTR [esi+8]
    push
            OFFSET $SG40846; '1st element: %d %d'
    push
    call
            edi ; printf
    mov
            esi, DWORD PTR [esi] ; operator++: get ->next pointer
            DWORD PTR [esi+12]
    push
            DWORD PTR [esi+8]
    push
            OFFSET $SG40848; '2nd element: %d %d'
    push
    call
            edi ; printf
            esi, DWORD PTR [esi] ; operator++: get ->next pointer
    mov
            DWORD PTR [esi+12]
    push
            DWORD PTR [esi+8]
    push
            OFFSET $SG40850; '3rd element: %d %d'
    push
    call
            edi ; printf
    mov
            eax, DWORD PTR [esi]; operator++: get ->next pointer
                                                     ; 00000040H
    add
            esp, 64
            DWORD PTR [eax+12]
    push
            DWORD PTR [eax+8]
    push
    push
            OFFSET $SG40852; 'element at .end(): %d %d'
    call
            edi ; printf
            OFFSET $SG40853; '* let''s count from the end:'
    push
    call
            edi ; printf
    push
            DWORD PTR [ebx+12]; use x and y fields from the node $1$ variable points to
            DWORD PTR [ebx+8]
    push
            OFFSET $SG40860; 'element at .end(): %d %d'
    push
    call
            edi ; printf
            esi, DWORD PTR [ebx+4]; operator--: get ->prev pointer
    mov
    push
            DWORD PTR [esi+12]
            DWORD PTR [esi+8]
    push
    push
            OFFSET $SG40862; '3rd element: %d %d'
    call
            edi ; printf
            esi, DWORD PTR [esi+4] ; operator--: get ->prev pointer
    mov
            DWORD PTR [esi+12]
    push
            DWORD PTR [esi+8]
    push
            OFFSET $SG40864; '2nd element: %d %d'
    push
    call
            edi : printf
            eax, DWORD PTR [esi+4]; operator--: get ->prev pointer
    mov
```

```
DWORD PTR [eax+12]
                 DWORD PTR [eax+8]
        push
        push
                 OFFSET $SG40866; '1st element: %d %d'
        call
                 edi ; printf
                esp, 64
        add
                                                           ; 00000040H
        push
                 OFFSET $SG40867; 'removing last element...'
        call
                 edi ; printf
                 edx, DWORD PTR [ebx+4]
        mov
        add
                 esp, 4
        ; prev=next?
        ; it is the only element, "garbage one"?
        ; if yes, do not delete it!
                 edx, ebx
        cmp
                 SHORT $LN349@main
        jе
                 ecx, DWORD PTR [edx+4]
                 eax, DWORD PTR [edx]
        mov
                 DWORD PTR [ecx], eax
        mov
                 ecx, DWORD PTR [edx]
        {\tt mov}
                 eax, DWORD PTR [edx+4]
        {\tt mov}
        push
                 DWORD PTR [ecx+4], eax
        mov
        call
                ??3@YAXPAX@Z
                                                           ; operator delete
        add
                 esp, 4
                 DWORD PTR _1$[esp+32], 2
        mov
$LN349@main:
                 eax, DWORD PTR _1$[esp+28]
        lea
        push
        call
                 ?dump_List_val@@YAXPAI@Z
                                                           ; dump_List_val
                 eax, DWORD PTR [ebx]
        mov
        add
                 esp, 4
                DWORD PTR [ebx], ebx
        mov
                DWORD PTR [ebx+4], ebx
        mov
                 eax, ebx
        cmp
                 SHORT $LN412@main
        jе
$LL414@main:
                 esi, DWORD PTR [eax]
        mov
                 eax
        push
        call
                 ??3@YAXPAX@Z
                                                           ; operator delete
        add
                 esp, 4
                 eax, esi
        mov
                 esi, ebx
        cmp
                 SHORT $LL414@main
        jne
$LN412@main:
                 ebx
        push
                ??3@YAXPAX@Z
                                                           ; operator delete
        call
        add
                 esp, 4
        xor
                 eax, eax
                 edi
        pop
        pop
                 esi
                 ebx
        pop
                                                           ; 0000010H
        add
                 esp, 16
                 0
        ret
_main
        ENDP
```

Unlike GCC, MSVC code allocates "garbage" element at the function start with "Buynode" function, it is also used for the rest nodes allocations (GCC code allocates the very first element in the local stack).

Listing 2.23: The whole output

```
* empty list:
_Myhead=0x003CC258, _Mysize=0
```

```
ptr=0x003CC258 _Next=0x003CC258 _Prev=0x003CC258 x=6226002 y=4522072
* 3-elements list:
_Myhead=0x003CC258, _Mysize=3
ptr=0x003CC288 _Next=0x003CC270 _Prev=0x003CC258 x=3 y=4
ptr=0x003CC2A0 _Next=0x003CC258 _Prev=0x003CC270 x=5 y=6
node at .begin:
ptr=0x003CC288 _Next=0x003CC270 _Prev=0x003CC258 x=3 y=4
node at .end:
* let's count from the begin:
1st element: 3 4
2nd element: 1 2
3rd element: 5 6
element at .end(): 6226002 4522072
* let's count from the end:
element at .end(): 6226002 4522072
3rd element: 5 6
2nd element: 1 2
1st element: 3 4
removing last element...
_Myhead=0x003CC258, _Mysize=2
ptr=0x003CC288 _Next=0x003CC270 _Prev=0x003CC258 x=3 y=4
```

#### C++11 std::forward\_list

The same thing as std::list, but singly-linked one, i.e., having only "next" field at teach node. It require smaller memory footprint, but also don't offer a feature to traverse list back.

## 2.4.3 std::vector

I would call std::vector "safe wrapper" of PODT<sup>8</sup> C array. Internally, it is somewhat similar to std::string (2.4.1): it has a pointer to buffer, pointer to the end of array, and a pointer to the end of buffer.

Array elements are lie in memory adjacently to each other, just like in usual array (1.14). In C++11 there are new method .data() appeared, returning a pointer to the buffer, akin to  $.c_{str}$ () in std::string.

Allocated buffer in heap may be larger than array itself.

Both MSVC and GCC implementations are similar, just structure field names are slightly different<sup>9</sup>, so here is one source code working for both compilters. Here is again a C-like code for dumping std::vector structure:

<sup>8(</sup>C++) Plain Old Data Type

<sup>9</sup>GCC internals: http://gcc.gnu.org/onlinedocs/libstdc++/libstdc++-html-USERS-4.4/a01371.html

```
{
        printf ("_Myfirst=0x%p, _Mylast=0x%p, _Myend=0x%p\n", in->Myfirst, in->Mylast, in->Myend)
        size_t size=(in->Mylast-in->Myfirst);
        size_t capacity=(in->Myend-in->Myfirst);
        printf ("size=%d, capacity=%d\n", size, capacity);
        for (size_t i=0; i<size; i++)</pre>
                printf ("element %d: %d\n", i, in->Myfirst[i]);
};
int main()
        std::vector<int> c;
        dump ((struct vector_of_ints*)(void*)&c);
        c.push_back(1);
        dump ((struct vector_of_ints*)(void*)&c);
        c.push_back(2);
        dump ((struct vector_of_ints*)(void*)&c);
        c.push_back(3);
        dump ((struct vector_of_ints*)(void*)&c);
        c.push_back(4);
        dump ((struct vector_of_ints*)(void*)&c);
        c.reserve (6);
        dump ((struct vector_of_ints*)(void*)&c);
        c.push_back(5);
        dump ((struct vector_of_ints*)(void*)&c);
        c.push_back(6);
        dump ((struct vector_of_ints*)(void*)&c);
        printf ("%d\n", c.at(5)); // bounds checking
        printf ("%d\n", c[8]); // operator[], no bounds checking
};
```

Here is a sample output if compiled in MSVC:

```
_Myfirst=0x00000000, _Mylast=0x00000000, _Myend=0x00000000
size=0, capacity=0
_Myfirst=0x0051CF48, _Mylast=0x0051CF4C, _Myend=0x0051CF4C
size=1, capacity=1
element 0: 1
_Myfirst=0x0051CF58, _Mylast=0x0051CF60, _Myend=0x0051CF60
size=2, capacity=2
element 0: 1
element 1: 2
_Myfirst=0x0051C278, _Mylast=0x0051C284, _Myend=0x0051C284
size=3, capacity=3
element 0: 1
element 1: 2
element 2: 3
_Myfirst=0x0051C290, _Mylast=0x0051C2A0, _Myend=0x0051C2A0
size=4, capacity=4
element 0: 1
element 1: 2
element 2: 3
element 3: 4
_Myfirst=0x0051B180, _Mylast=0x0051B190, _Myend=0x0051B198
size=4, capacity=6
element 0: 1
element 1: 2
element 2: 3
element 3: 4
size=5, capacity=6
```

```
element 0: 1
element 1: 2
element 2: 3
element 3: 4
element 4: 5
_Myfirst=0x0051B180, _Mylast=0x0051B198, _Myend=0x0051B198
size=6, capacity=6
element 0: 1
element 1: 2
element 2: 3
element 3: 4
element 4: 5
element 5: 6
6
6619158
```

As it can be seen, there is no allocated buffer at the main() function start yet. After first push\_back() call buffer is allocated. And then, after each push\_back() call, both array size and buffer size (capacity) are increased. But buffer address is changed as well, because push\_back() function reallocates the buffer in the heap each time. It is costly operation, that's why it is very important to predict future array size and reserve a space for it with .reserve() method. The very last number is a garbage: there are no array elements at this point, so random number is printed. This is illustration to the fact that operator[] of std::vector is not checking if the index in the array bounds. .at() method, however, does checking and throw std::out\_of\_range exception in case of error.

Let's see the code:

Listing 2.24: MSVC 2012 /GS- /Ob1

```
$SG52650 DB
                 '%d', OaH, OOH
$SG52651 DB
                 '%d', OaH, OOH
_{this} = -4
                                                           ; size = 4
_{-}Pos$ = 8
                                                           ; size = 4
?at@?$vector@HV?$allocator@H@std@@@std@@QAEAAHI@Z PROC ; std::vector<int,std::allocator<int> >::
    at, COMDAT
; _this$ = ecx
        push
                 ebp
        mov
                 ebp, esp
        push
                 ecx
                DWORD PTR _this$[ebp], ecx
        mov
                eax, DWORD PTR _this$[ebp]
        mov
                ecx, DWORD PTR _this$[ebp]
        mov
                edx, DWORD PTR [eax+4]
        mov
                edx, DWORD PTR [ecx]
        sub
        sar
                edx, 2
                edx, DWORD PTR __Pos$[ebp]
        cmp
                SHORT $LN1@at
        ja
                OFFSET ??_C@_OBM@NMJKDPPO@invalid?5vector?$DMT?$DO?5subscript?$AA@
        push
        call
                DWORD PTR __imp_?_Xout_of_range@std@@YAXPBD@Z
$I.N1@at:
                eax, DWORD PTR _this$[ebp]
        mov
                ecx, DWORD PTR [eax]
        mov
                edx, DWORD PTR __Pos$[ebp]
        mov
                eax, DWORD PTR [ecx+edx*4]
        lea
$LN3@at:
                esp, ebp
        mov
                ebp
        pop
                4
        ret
?at@?$vector@HV?$allocator@H@std@@@std@@QAEAAHI@Z ENDP ; std::vector<int,std::allocator<int> >::
_c = -36
                                                           ; size = 12
T1 = -24
                                                           ; size = 4
```

```
T2 = -20
                                                          ; size = 4
T3 = -16
                                                          ; size = 4
T4 = -12
                                                          ; size = 4
T5 = -8
                                                          ; size = 4
T6 = -4
                                                          ; size = 4
_main
        PROC
        push
                ebp
        mov
                ebp, esp
                esp, 36
                                                          ; 00000024H
        sub
                DWORD PTR _c$[ebp], 0
                                          ; Myfirst
        mov
                DWORD PTR _c$[ebp+4], 0
                                           ; Mylast
        mov
                DWORD PTR _c$[ebp+8], 0
        mov
                                           ; Myend
        lea
                eax, DWORD PTR _c$[ebp]
        push
                eax
                ?dump@@YAXPAUvector_of_ints@@@Z
        call
                                                         ; dump
        add
                esp, 4
                DWORD PTR $T6[ebp], 1
        mov
        lea
                ecx, DWORD PTR $T6[ebp]
        push
        lea
                ecx, DWORD PTR _c$[ebp]
                ?push_back@?$vector@HV?$allocator@H@std@@@std@@QAEX$$QAH@Z ; std::vector<int,std
        call
    ::allocator<int> >::push_back
        lea
                edx, DWORD PTR _c$[ebp]
        push
        call
                ?dump@@YAXPAUvector_of_ints@@@Z
                                                          ; dump
        add
                esp, 4
                DWORD PTR $T5[ebp], 2
        mov
        lea
                eax, DWORD PTR $T5[ebp]
        push
                eax
        lea
                ecx, DWORD PTR _c$[ebp]
                ?push_back@?$vector@HV?$allocator@H@std@@@std@@QAEX$$QAH@Z ; std::vector<int,std
        call
    ::allocator<int> >::push_back
        lea
                ecx, DWORD PTR _c$[ebp]
                ecx
        push
        call
                ?dump@@YAXPAUvector_of_ints@@@Z
                                                          ; dump
        add
                esp, 4
                DWORD PTR $T4[ebp], 3
        mov
                edx, DWORD PTR $T4[ebp]
        lea
        push
                edx
                ecx, DWORD PTR _c$[ebp]
        lea
                ?push_back@?$vector@HV?$allocator@H@std@@@std@@QAEX$$QAH@Z; std::vector<int,std
        call
    ::allocator<int> >::push_back
                eax, DWORD PTR _c$[ebp]
        push
                eax
                ?dump@@YAXPAUvector_of_ints@@@Z
        call
                                                          ; dump
        add
                esp, 4
        mov
                DWORD PTR $T3[ebp], 4
                ecx, DWORD PTR $T3[ebp]
        lea
        push
                ecx, DWORD PTR _c$[ebp]
        lea
        call
                ?push_back@?$vector@HV?$allocator@H@std@@@std@@QAEX$$QAH@Z ; std::vector<int,std
    ::allocator<int> >::push_back
                edx, DWORD PTR _c$[ebp]
        lea
        push
                edx
        call
                ?dump@@YAXPAUvector_of_ints@@@Z
                                                          ; dump
        add
                esp, 4
        push
                ecx, DWORD PTR _c$[ebp]
        lea
                ?reserve@?$vector@HV?$allocator@H@std@@@std@@QAEXI@Z; std::vector<int,std::
    allocator<int> >::reserve
                eax, DWORD PTR _c$[ebp]
        lea
```

```
push
                    call
                                          ?dump@@YAXPAUvector_of_ints@@@Z
                                                                                                                                                         ; dump
                    add
                                           esp, 4
                                          DWORD PTR $T2[ebp], 5
                    mov
                                          ecx, DWORD PTR $T2[ebp]
                    lea
                    push
                    lea
                                           ecx, DWORD PTR _c$[ebp]
                                          ?push_back@?$vector@HV?$allocator@H@std@@@qAEX$$QAH@Z; std::vector<int,std
                    call
         ::allocator<int> >::push_back
                                          edx, DWORD PTR _c$[ebp]
                    lea
                    push
                                          edx
                                          ?dump@@YAXPAUvector_of_ints@@@Z
                    call
                                                                                                                                                         ; dump
                    add
                                          esp, 4
                    mov
                                          DWORD PTR $T1[ebp], 6
                                          eax, DWORD PTR $T1[ebp]
                    lea
                    push
                                          ecx, DWORD PTR _c$[ebp]
                    lea
                    call
                                          ?push_back@?$vector@HV?$allocator@H@std@@@std@@QAEX$$QAH@Z; std::vector<int,std
          ::allocator<int> >::push_back
                    lea
                                          ecx, DWORD PTR _c$[ebp]
                    push
                    call
                                          ?dump@@YAXPAUvector_of_ints@@@Z
                                                                                                                                                         ; dump
                    add
                                          esp, 4
                    push
                                          5
                                          ecx, DWORD PTR _c$[ebp]
                    lea
                                          ? at @? \$ vector @HV? \$ allocator @H @std @ @ QAEAAH I @ Z \ ; \ std:: vector < int, std:: we consider the property of the p
                    call
         allocator<int> >::at
                                           edx, DWORD PTR [eax]
                    mov
                    push
                                          edx
                                          OFFSET $SG52650 ; '%d'
                    push
                                          DWORD PTR __imp__printf
                    call
                    add
                                          esp, 8
                    mov
                                          eax, 8
                                          eax, 2
                    shl
                    mov
                                          ecx, DWORD PTR _c$[ebp]
                                          edx, DWORD PTR [ecx+eax]
                    mov
                    push
                                          OFFSET $SG52651 ; '%d'
                    push
                    call
                                          DWORD PTR __imp__printf
                    add
                                          esp, 8
                    lea
                                          ecx, DWORD PTR _c$[ebp]
                                          ?_Tidy@?$vector@HV?$allocator@H@std@@@std@@IAEXXZ ; std::vector<int,std::
                    call
         allocator<int> >::_Tidy
                    xor
                                          eax, eax
                    mov
                                          esp, ebp
                    pop
                                           ebp
                                          0
                    ret
                    ENDP
_{\mathtt{main}}
```

We see how .at() method check bounds and throw exception in case of error. The number of the last printf() call is just to be taken from a memory, without any checks.

One may ask, why not to use variables like "size" and "capacity", like it was done in std::string. I suppose, that was done for the faster bounds checking. But I'm not sure.

The code GCC generates is almost the same on the whole, but .at() method is inlined:

Listing 2.25: GCC 4.8.1 -fno-inline-small-functions -O1

```
main proc near
push ebp
mov ebp, esp
push edi
push esi
```

```
push
                     ebx
            and
                     esp, OFFFFFFOh
                     esp, 20h
             sub
                     dword ptr [esp+14h], 0
            mov
                     dword ptr [esp+18h], 0
            mov
                     dword ptr [esp+1Ch], 0
            mov
                     eax, [esp+14h]
            lea
            mov
                     [esp], eax
                     _Z4dumpP14vector_of_ints ; dump(vector_of_ints *)
            call
            mov
                     dword ptr [esp+10h], 1
                     eax, [esp+10h]
            lea
                     [esp+4], eax
            mov
            lea
                     eax, [esp+14h]
            mov
                     [esp], eax
            call
                     _ZNSt6vectorIiSaIiEE9push_backERKi ; std::vector<int,std::allocator<int
>>::push_back(int
                    const&)
                     eax, [esp+14h]
            lea
            mov
                     [esp], eax
                     _Z4dumpP14vector_of_ints ; dump(vector_of_ints *)
            call
            mov
                     dword ptr [esp+10h], 2
                     eax, [esp+10h]
            lea
            mov
                     [esp+4], eax
            lea
                     eax, [esp+14h]
            mov
                     [esp], eax
                     _ZNSt6vectorIiSaIiEE9push_backERKi ; std::vector<int,std::allocator<int
            call
>>::push_back(int
                    const&)
                     eax, [esp+14h]
            lea
            mov
                     [esp], eax
            call
                     _Z4dumpP14vector_of_ints ; dump(vector_of_ints *)
            mov
                     dword ptr [esp+10h], 3
                     eax, [esp+10h]
            lea
                     [esp+4], eax
            mov
            lea
                     eax, [esp+14h]
            mov
                     [esp], eax
                     _ZNSt6vectorIiSaIiEE9push_backERKi ; std::vector<int,std::allocator<int
            call
>>::push_back(int
                    const&)
            lea
                     eax, [esp+14h]
            mov
                     [esp], eax
            call
                     _Z4dumpP14vector_of_ints ; dump(vector_of_ints *)
                     dword ptr [esp+10h], 4
            mov
            lea
                     eax, [esp+10h]
                     [esp+4], eax
            mov
                     eax, [esp+14h]
            lea
            mov
                     [esp], eax
                     _ZNSt6vectorIiSaIiEE9push_backERKi ; std::vector<int,std::allocator<int
             call
>>::push_back(int
                    const&)
            lea
                     eax, [esp+14h]
                     [esp], eax
            mov
                     _Z4dumpP14vector_of_ints ; dump(vector_of_ints *)
            call
                     ebx, [esp+14h]
            mov
                     eax, [esp+1Ch]
            mov
            sub
                     eax, ebx
                     eax, 17h
            cmp
            ja
                     short loc_80001CF
            mov
                     edi, [esp+18h]
            sub
                     edi, ebx
                     edi, 2
             sar
            mov
                     dword ptr [esp], 18h
                     _Znwj
                                      ; operator new(uint)
             call
                     esi, eax
            mov
                     edi, edi
            test
```

```
jz
                         short loc_80001AD
                         eax, ds:0[edi*4]
                lea
                mov
                         [esp+8], eax
                                          ; n
                         [esp+4], ebx
                mov
                                          ; src
                mov
                         [esp], esi
                                          ; dest
                         memmove
                call
loc_80001AD:
                                          ; CODE XREF: main+F8
                mov
                         eax, [esp+14h]
                test
                         eax, eax
                         short loc_80001BD
                 jz
                mov
                         [esp], eax
                                          ; void *
                 call
                         _ZdlPv
                                          ; operator delete(void *)
loc_80001BD:
                                          ; CODE XREF: main+117
                         [esp+14h], esi
                mov
                lea
                         eax, [esi+edi*4]
                mov
                         [esp+18h], eax
                         esi, 18h
                add
                mov
                         [esp+1Ch], esi
                                          ; CODE XREF: main+DD
loc_80001CF:
                lea
                         eax, [esp+14h]
                mov
                         [esp], eax
                call
                         _Z4dumpP14vector_of_ints ; dump(vector_of_ints *)
                         dword ptr [esp+10h], 5
                mov
                lea
                         eax, [esp+10h]
                mov
                         [esp+4], eax
                lea
                         eax, [esp+14h]
                mov
                         [esp], eax
                         _ZNSt6vectorIiSaIiEE9push_backERKi ; std::vector<int,std::allocator<int
                call
    >>::push_back(int
                        const&)
                lea
                         eax, [esp+14h]
                         [esp], eax
                mov
                         _Z4dumpP14vector_of_ints ; dump(vector_of_ints *)
                call
                mov
                         dword ptr [esp+10h], 6
                         eax, [esp+10h]
                lea
                         [esp+4], eax
                mov
                lea
                         eax, [esp+14h]
                mov
                         [esp], eax
                call
                         _ZNSt6vectorIiSaIiEE9push_backERKi ; std::vector<int,std::allocator<int
    >>::push_back(int
                        const&)
                lea
                         eax, [esp+14h]
                mov
                         [esp], eax
                 call
                         _Z4dumpP14vector_of_ints ; dump(vector_of_ints *)
                mov
                         eax, [esp+14h]
                mov
                         edx, [esp+18h]
                         edx, eax
                sub
                         edx, 17h
                cmp
                         short loc_8000246
                ja
                mov
                         dword ptr [esp], offset aVector_m_range; "vector::_M_range_check"
                call
                         _ZSt20__throw_out_of_rangePKc; std::__throw_out_of_range(char const*)
loc_8000246:
                                          ; CODE XREF: main+19C
                mov
                         eax, [eax+14h]
                mov
                         [esp+8], eax
                         dword ptr [esp+4], offset aD ; "%d\n"
                mov
                         dword ptr [esp], 1
                mov
                         __printf_chk
                 call
                mov
                         eax, [esp+14h]
                         eax, [eax+20h]
                mov
```

```
mov
                        [esp+8], eax
                        dword ptr [esp+4], offset aD; "d\n"
                mov
                        dword ptr [esp], 1
                mov
                        __printf_chk
                call
                mov
                        eax, [esp+14h]
                test
                        eax, eax
                        short loc_80002AC
                jz
                mov
                        [esp], eax ; void *
                call
                        _ZdlPv
                                        ; operator delete(void *)
                        short loc_80002AC
                jmp
                mov
                        ebx, eax
                mov
                        edx, [esp+14h]
                test
                        edx, edx
                        short loc_80002A4
                jz
                mov
                       [esp], edx ; void *
                call
                        _ZdlPv
                                        ; operator delete(void *)
loc_80002A4:
                                        ; CODE XREF: main+1FE
                mov
                        [esp], ebx
                        _Unwind_Resume
                call
loc_80002AC:
                                        ; CODE XREF: main+1EA
                                        ; main+1F4
                        eax, 0
                mov
                        esp, [ebp-0Ch]
                lea
                pop
                        ebx
                pop
                        esi
                        edi
                pop
                pop
                        ebp
locret_80002B8:
                                        ; DATA XREF: .eh_frame:08000510
                                        ; .eh_frame:080005BC
                retn
main
                endp
```

.reserve() method is inlined as well. It calls new() if buffer is too small for new size, call memmove() to copy buffer contents, and call delete() to free old buffer.

Let's also see what the compiled program outputs if compiled by GCC:

```
_Myfirst=0x(nil), _Mylast=0x(nil), _Myend=0x(nil)
size=0, capacity=0
size=1, capacity=1
element 0: 1
_Myfirst=0x0x8257018, _Mylast=0x0x8257020, _Myend=0x0x8257020
size=2, capacity=2
element 0: 1
element 1: 2
_Myfirst=0x0x8257028, _Mylast=0x0x8257034, _Myend=0x0x8257038
size=3, capacity=4
element 0: 1
element 1: 2
element 2: 3
_Myfirst=0x0x8257028, _Mylast=0x0x8257038, _Myend=0x0x8257038
size=4, capacity=4
element 0: 1
element 1: 2
element 2: 3
element 3: 4
_Myfirst=0x0x8257040, _Mylast=0x0x8257050, _Myend=0x0x8257058
```

```
size=4, capacity=6
element 0: 1
element 1: 2
element 2: 3
element 3: 4
_Myfirst=0x0x8257040, _Mylast=0x0x8257054, _Myend=0x0x8257058
size=5, capacity=6
element 0: 1
element 1: 2
element 2: 3
element 3: 4
element 4: 5
size=6, capacity=6
element 0: 1
element 1: 2
element 2: 3
element 3: 4
element 4: 5
element 5: 6
0
```

We can spot that buffer size grows in different way that in MSVC.

Simple experimentation shows that MSVC implementation buffer grows by ~50% each time it needs to be enlarged, while GCC code enlarges it by 100% each time, i.e., doubles it each time.


#### 2.4.4 std::map and std::set

Binary tree is another fundamental data structure. As it states, this is a tree, but each node has at most 2 links to other nodes. Each node have key and/or value.

Binary trees are usually the structure used in "dictionaries" of key-values (AKA "associative arrays") implementations. There are at least three important properties binary trees has:

- All keys are stored in always sorted form.
- Keys of any types can be stored easily. Binary tree algorithms are unaware of key type, only key comparison function is required.
- Finding needed key is relatively fast in comparison with lists and arrays.

Here is a very simple example: let's store these numbers in binary tree: 0, 1, 2, 3, 5, 6, 9, 10, 11, 12, 20, 99, 100, 101, 107, 1001, 1010.



All keys lesser than node key value is stored on the left side. All keys greater than node key value is stored on the right side.

Hence, finding algorithm is straightforward: if the value you looking for is lesser than current node's key value: move left, if it is greater: move right, stop if the value required is equals to the node's key value. That is why searching algorithm may search for numbers, text strings, etc, using only key comparison function.

All keys has unique values.

Having that, one need  $\approx \log_2 n$  steps in order to find a key in the balanced binary tree of n keys. It is  $\approx 10$  steps for  $\approx 1000$  keys, or  $\approx 13$  steps for  $\approx 10000$  keys. Not bad, but tree should always be balanced for this: i.e., keys should be distributed evenly on all tiers. Insertion and removal operations do some maintenance to keep tree in balanced state.

There are several popular balancing algorithms available, including AVL tree and red-black tree. The latter extends a node by a "color" value for simplifying balancing process, hence, each node may be "red" or "black".

Both GCC and MSVC std::map and std::set template implementations use red-black trees.

std::set contain only keys. std::map is "extended" version of set: it also has a value at each node.

#### **MSVC**

```
#include <map>
#include <set>
#include <string>
#include <iostream>
// struct is not packed!
struct tree_node
        struct tree_node *Left;
        struct tree_node *Parent;
        struct tree_node *Right;
        char Color; // 0 - Red, 1 - Black
        char Isnil;
        //std::pair Myval;
        unsigned int first; // called Myval in std::set
        const char *second; // not present in std::set
};
struct tree_struct
{
        struct tree_node *Myhead;
        size_t Mysize;
};
void dump_tree_node (struct tree_node *n, bool is_set, bool traverse)
{
        printf ("ptr=0x%p Left=0x%p Parent=0x%p Right=0x%p Color=%d Isnil=%d\n",
                        n, n->Left, n->Parent, n->Right, n->Color, n->Isnil);
        if (n->Isnil==0)
                if (is_set)
                        printf ("first=%d\n", n->first);
                else
                        printf ("first=%d second=[%s]\n", n->first, n->second);
        }
        if (traverse)
                if (n->Isnil==1)
                        dump_tree_node (n->Parent, is_set, true);
                else
                {
                        if (n->Left->Isnil==0)
                                 dump_tree_node (n->Left, is_set, true);
                        if (n->Right->Isnil==0)
                                 dump_tree_node (n->Right, is_set, true);
                };
```

```
};
};
const char* ALOT_OF_TABS="\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\";
void dump_as_tree (int tabs, struct tree_node *n, bool is_set)
{
        if (is_set)
                printf ("%d\n", n->first);
        else
                printf ("%d [%s]\n", n->first, n->second);
        if (n->Left->Isnil==0)
                printf ("%.*sL-----", tabs, ALOT_OF_TABS);
                dump_as_tree (tabs+1, n->Left, is_set);
        };
        if (n->Right->Isnil==0)
                printf ("%.*sR-----", tabs, ALOT_OF_TABS);
                dump_as_tree (tabs+1, n->Right, is_set);
        };
};
void dump_map_and_set(struct tree_struct *m, bool is_set)
{
        printf ("ptr=0x%p, Myhead=0x%p, Mysize=%d\n", m, m->Myhead, m->Mysize);
        dump_tree_node (m->Myhead, is_set, true);
        printf ("As a tree:\n");
        printf ("root----");
        dump_as_tree (1, m->Myhead->Parent, is_set);
};
int main()
        // map
        std::map<int, const char*> m;
        m[10]="ten";
        m[20]="twenty";
        m[3]="three";
        m[101]="one hundred one";
        m[100]="one hundred";
        m[12]="twelve";
        m[107]="one hundred seven";
        m[0]="zero";
        m[1]="one";
        m[6]="six";
        m[99]="ninety-nine";
        m[5]="five";
        m[11]="eleven";
        m[1001]="one thousand one";
        m[1010]="one thousand ten";
        m[2]="two";
        m[9]="nine";
        printf ("dumping m as map:\n");
        dump_map_and_set ((struct tree_struct *)(void*)&m, false);
        std::map<int, const char*>::iterator it1=m.begin();
        printf ("m.begin():\n");
        dump_tree_node ((struct tree_node *)*(void**)&it1, false, false);
```

```
it1=m.end();
        printf ("m.end():\n");
        dump_tree_node ((struct tree_node *)*(void**)&it1, false, false);
        // set
        std::set<int> s;
        s.insert(123);
        s.insert(456);
        s.insert(11);
        s.insert(12);
        s.insert(100);
        s.insert(1001);
        printf ("dumping s as set:\n");
        dump_map_and_set ((struct tree_struct *)(void*)&s, true);
        std::set<int>::iterator it2=s.begin();
        printf ("s.begin():\n");
        dump_tree_node ((struct tree_node *)*(void**)&it2, true, false);
        it2=s.end();
        printf ("s.end():\n");
        dump_tree_node ((struct tree_node *)*(void**)&it2, true, false);
};
```

#### Listing 2.26: MSVC 2012

```
dumping m as map:
ptr=0x0020FE04, Myhead=0x005BB3A0, Mysize=17
ptr=0x005BB3A0 Left=0x005BB4A0 Parent=0x005BB3C0 Right=0x005BB580 Color=1 Isnil=1
ptr=0x005BB3C0 Left=0x005BB4C0 Parent=0x005BB3A0 Right=0x005BB440 Color=1 Isnil=0
first=10 second=[ten]
ptr=0x005BB4C0 Left=0x005BB4A0 Parent=0x005BB3C0 Right=0x005BB520 Color=1 Isnil=0
first=1 second=[one]
ptr=0x005BB4A0 Left=0x005BB3A0 Parent=0x005BB4C0 Right=0x005BB3A0 Color=1 Isnil=0
first=0 second=[zero]
ptr=0x005BB520 Left=0x005BB400 Parent=0x005BB4C0 Right=0x005BB4E0 Color=0 Isnil=0
first=5 second=[five]
ptr=0x005BB400 Left=0x005BB5A0 Parent=0x005BB520 Right=0x005BB3A0 Color=1 Isnil=0
first=3 second=[three]
ptr=0x005BB5A0 Left=0x005BB3A0 Parent=0x005BB400 Right=0x005BB3A0 Color=0 Isnil=0
first=2 second=[two]
ptr=0x005BB4E0 Left=0x005BB3A0 Parent=0x005BB520 Right=0x005BB5C0 Color=1 Isnil=0
first=6 second=[six]
ptr=0x005BB5C0 Left=0x005BB3A0 Parent=0x005BB4E0 Right=0x005BB3A0 Color=0 Isnil=0
first=9 second=[nine]
ptr=0x005BB440 Left=0x005BB3E0 Parent=0x005BB3C0 Right=0x005BB480 Color=1 Isnil=0
first=100 second=[one hundred]
ptr=0x005BB3E0 Left=0x005BB460 Parent=0x005BB440 Right=0x005BB500 Color=0 Isnil=0
first=20 second=[twenty]
ptr=0x005BB460 Left=0x005BB540 Parent=0x005BB3E0 Right=0x005BB3A0 Color=1 Isnil=0
first=12 second=[twelve]
ptr=0x005BB540 Left=0x005BB3A0 Parent=0x005BB460 Right=0x005BB3A0 Color=0 Isnil=0
first=11 second=[eleven]
ptr=0x005BB500 Left=0x005BB3A0 Parent=0x005BB3E0 Right=0x005BB3A0 Color=1 Isnil=0
first=99 second=[ninety-nine]
ptr=0x005BB480 Left=0x005BB420 Parent=0x005BB440 Right=0x005BB560 Color=0 Isnil=0
first=107 second=[one hundred seven]
ptr=0x005BB420 Left=0x005BB3A0 Parent=0x005BB480 Right=0x005BB3A0 Color=1 Isnil=0
first=101 second=[one hundred one]
ptr=0x005BB560 Left=0x005BB3A0 Parent=0x005BB480 Right=0x005BB580 Color=1 Isnil=0
first=1001 second=[one thousand one]
ptr=0x005BB580 Left=0x005BB3A0 Parent=0x005BB560 Right=0x005BB3A0 Color=0 Isnil=0
```

```
first=1010 second=[one thousand ten]
As a tree:
root----10 [ten]
       L----1 [one]
               L----0 [zero]
               R-----5 [five]
                       L----3 [three]
                               L----2 [two]
                       R-----6 [six]
                               R----9 [nine]
       R-----100 [one hundred]
               L----20 [twenty]
                       L-----12 [twelve]
                               L-----11 [eleven]
                       R-----99 [ninety-nine]
               R-----107 [one hundred seven]
                       L-----101 [one hundred one]
                       R-----1001 [one thousand one]
                               R-----1010 [one thousand ten]
m.begin():
ptr=0x005BB4A0 Left=0x005BB3A0 Parent=0x005BB4C0 Right=0x005BB3A0 Color=1 Isnil=0
first=0 second=[zero]
ptr=0x005BB3A0 Left=0x005BB4A0 Parent=0x005BB3C0 Right=0x005BB580 Color=1 Isnil=1
dumping s as set:
ptr=0x0020FDFC, Myhead=0x005BB5E0, Mysize=6
ptr=0x005BB5E0 Left=0x005BB640 Parent=0x005BB600 Right=0x005BB6A0 Color=1 Isnil=1
ptr=0x005BB600 Left=0x005BB660 Parent=0x005BB5E0 Right=0x005BB620 Color=1 Isnil=0
first=123
ptr=0x005BB660 Left=0x005BB640 Parent=0x005BB600 Right=0x005BB680 Color=1 Isnil=0
first=12
ptr=0x005BB640 Left=0x005BB5E0 Parent=0x005BB660 Right=0x005BB5E0 Color=0 Isnil=0
ptr=0x005BB680 Left=0x005BB5E0 Parent=0x005BB660 Right=0x005BB5E0 Color=0 Isnil=0
first=100
ptr=0x005BB620 Left=0x005BB5E0 Parent=0x005BB600 Right=0x005BB6A0 Color=1 Isnil=0
ptr=0x005BB6A0 Left=0x005BB5E0 Parent=0x005BB620 Right=0x005BB5E0 Color=0 Isnil=0
first=1001
As a tree:
root----123
       L----12
               L----11
               R-----100
       R-----456
               R----1001
s.begin():
ptr=0x005BB640 Left=0x005BB5E0 Parent=0x005BB660 Right=0x005BB5E0 Color=0 Isnil=0
first=11
s.end():
ptr=0x005BB5E0 Left=0x005BB640 Parent=0x005BB600 Right=0x005BB6A0 Color=1 Isnil=1
```

Structure is not packed, so both char type values occupy 4 bytes each.

As for std::map, first and second can be viewed as a single value of std::pair type. std::set has only one value at this point in the structure instead.

Current size of tree is always present, as in case of std::list MSVC implementation (2.4.2).

As in case of std::list, iterators are just pointers to the nodes. .begin() iterator pointing to the minimal key. That pointer is not stored somewhere (as in lists), minimal key of tree is to be found each time. operator- and operator++ moves pointer to the current node to predecessor and successor respectively, i.e., nodes which has previous and next key. The algorithms for all these operations are described in [7].

.end() iterator pointing to the root node, it has 1 in Isnil, meaning, the node has no key and/or value. So it can be viewed as a "landing zone" in  $HDD^{10}$ .

#### GCC

```
#include <stdio.h>
#include <map>
#include <set>
#include <string>
#include <iostream>
struct map_pair
        int key;
        const char *value;
};
struct tree_node
        int M_color; // 0 - Red, 1 - Black
        struct tree_node *M_parent;
        struct tree_node *M_left;
        struct tree_node *M_right;
};
struct tree_struct
        int M_key_compare;
        struct tree_node M_header;
        size_t M_node_count;
};
void dump_tree_node (struct tree_node *n, bool is_set, bool traverse, bool dump_keys_and_values)
{
        printf ("ptr=0x%p M_left=0x%p M_parent=0x%p M_right=0x%p M_color=%d\n",
                        n, n->M_left, n->M_parent, n->M_right, n->M_color);
        void *point_after_struct=((char*)n)+sizeof(struct tree_node);
        if (dump_keys_and_values)
                if (is_set)
                        printf ("key=%d\n", *(int*)point_after_struct);
                else
                {
                        struct map_pair *p=(struct map_pair *)point_after_struct;
                        printf ("key=%d value=[%s]\n", p->key, p->value);
                };
        };
        if (traverse==false)
                return;
        if (n->M_left)
                dump_tree_node (n->M_left, is_set, traverse, dump_keys_and_values);
        if (n->M_right)
                dump_tree_node (n->M_right, is_set, traverse, dump_keys_and_values);
};
```

<sup>&</sup>lt;sup>10</sup>Hard disk drive

```
const char* ALOT_OF_TABS="\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\";
void dump_as_tree (int tabs, struct tree_node *n, bool is_set)
        void *point_after_struct=((char*)n)+sizeof(struct tree_node);
        if (is_set)
                printf ("%d\n", *(int*)point_after_struct);
        else
        {
                struct map_pair *p=(struct map_pair *)point_after_struct;
                printf ("%d [%s]\n", p->key, p->value);
        }
        if (n->M_left)
        {
                printf ("%.*sL-----", tabs, ALOT_OF_TABS);
                dump_as_tree (tabs+1, n->M_left, is_set);
        };
        if (n->M_right)
                printf ("%.*sR-----", tabs, ALOT_OF_TABS);
                dump_as_tree (tabs+1, n->M_right, is_set);
        };
};
void dump_map_and_set(struct tree_struct *m, bool is_set)
        printf ("ptr=0x%p, M_key_compare=0x%x, M_header=0x%p, M_node_count=%d\n",
                m, m->M_key_compare, &m->M_header, m->M_node_count);
        dump_tree_node (m->M_header.M_parent, is_set, true, true);
        printf ("As a tree:\n");
        printf ("root----");
        dump_as_tree (1, m->M_header.M_parent, is_set);
};
int main()
{
        // map
        std::map<int, const char*> m;
        m[10]="ten";
        m[20]="twenty";
        m[3]="three";
        m[101]="one hundred one";
        m[100]="one hundred";
        m[12]="twelve";
        m[107]="one hundred seven";
        m[0]="zero";
        m[1]="one";
        m[6]="six";
        m[99]="ninety-nine";
        m[5]="five";
        m[11]="eleven";
        m[1001]="one thousand one";
        m[1010]="one thousand ten";
        m[2]="two";
        m[9]="nine";
        printf ("dumping m as map:\n");
```

```
dump_map_and_set ((struct tree_struct *)(void*)&m, false);
        std::map<int, const char*>::iterator it1=m.begin();
        printf ("m.begin():\n");
        dump_tree_node ((struct tree_node *)*(void**)&it1, false, false, true);
        it1=m.end();
        printf ("m.end():\n");
        dump_tree_node ((struct tree_node *)*(void**)&it1, false, false, false);
        // set
        std::set<int> s;
        s.insert(123);
        s.insert(456);
        s.insert(11);
        s.insert(12);
        s.insert(100);
        s.insert(1001);
        printf ("dumping s as set:\n");
        dump_map_and_set ((struct tree_struct *)(void*)&s, true);
        std::set<int>::iterator it2=s.begin();
        printf ("s.begin():\n");
        dump_tree_node ((struct tree_node *)*(void**)&it2, true, false, true);
        it2=s.end();
        printf ("s.end():\n");
        dump_tree_node ((struct tree_node *)*(void**)&it2, true, false, false);
};
```

#### Listing 2.27: GCC 4.8.1

```
dumping m as map:
ptr=0x0028FE3C, M_key_compare=0x402b70, M_header=0x0028FE40, M_node_count=17
ptr=0x007A4988 M_left=0x007A4C00 M_parent=0x0028FE40 M_right=0x007A4B80 M_color=1
key=10 value=[ten]
ptr=0x007A4C00 M_left=0x007A4BE0 M_parent=0x007A4988 M_right=0x007A4C60 M_color=1
key=1 value=[one]
ptr=0x007A4BE0 M_left=0x00000000 M_parent=0x007A4C00 M_right=0x00000000 M_color=1
key=0 value=[zero]
ptr=0x007A4C60 M_left=0x007A4B40 M_parent=0x007A4C00 M_right=0x007A4C20 M_color=0
key=5 value=[five]
ptr=0x007A4B40 M_left=0x007A4CE0 M_parent=0x007A4C60 M_right=0x00000000 M_color=1
key=3 value=[three]
ptr=0x007A4CE0 M_left=0x00000000 M_parent=0x007A4B40 M_right=0x00000000 M_color=0
key=2 value=[two]
ptr=0x007A4C20 M_left=0x000000000 M_parent=0x007A4C60 M_right=0x007A4D00 M_color=1
key=6 value=[six]
ptr=0x007A4D00 M_left=0x00000000 M_parent=0x007A4C20 M_right=0x00000000 M_color=0
key=9 value=[nine]
ptr=0x007A4B80 M_left=0x007A49A8 M_parent=0x007A4988 M_right=0x007A4BC0 M_color=1
key=100 value=[one hundred]
ptr=0x007A49A8 M_left=0x007A4BA0 M_parent=0x007A4B80 M_right=0x007A4C40 M_color=0
key=20 value=[twenty]
ptr=0x007A4BA0 M_left=0x007A4C80 M_parent=0x007A49A8 M_right=0x00000000 M_color=1
key=12 value=[twelve]
ptr=0x007A4C80 M_left=0x00000000 M_parent=0x007A4BA0 M_right=0x00000000 M_color=0
key=11 value=[eleven]
ptr=0x007A4C40 M_left=0x00000000 M_parent=0x007A49A8 M_right=0x00000000 M_color=1
key=99 value=[ninety-nine]
ptr=0x007A4BC0 M_left=0x007A4B60 M_parent=0x007A4B80 M_right=0x007A4CA0 M_color=0
key=107 value=[one hundred seven]
ptr=0x007A4B60 M_left=0x00000000 M_parent=0x007A4BC0 M_right=0x00000000 M_color=1
```

```
key=101 value=[one hundred one]
ptr=0x007A4CA0 M_left=0x00000000 M_parent=0x007A4BC0 M_right=0x007A4CC0 M_color=1
key=1001 value=[one thousand one]
ptr=0x007A4CC0 M_left=0x00000000 M_parent=0x007A4CA0 M_right=0x00000000 M_color=0
key=1010 value=[one thousand ten]
As a tree:
root----10 [ten]
       L----1 [one]
               L----0 [zero]
               R-----5 [five]
                       L----3 [three]
                              L----2 [two]
                       R-----6 [six]
                               R----9 [nine]
       R-----100 [one hundred]
               L----20 [twenty]
                       L----12 [twelve]
                               L----11 [eleven]
                       R-----99 [ninety-nine]
               R-----107 [one hundred seven]
                       L-----101 [one hundred one]
                       R-----1001 [one thousand one]
                               R-----1010 [one thousand ten]
m.begin():
ptr=0x007A4BE0 M_left=0x00000000 M_parent=0x007A4C00 M_right=0x00000000 M_color=1
key=0 value=[zero]
m.end():
ptr=0x0028FE40 M_left=0x007A4BE0 M_parent=0x007A4988 M_right=0x007A4CC0 M_color=0
dumping s as set:
ptr=0x0028FE20, M_key_compare=0x8, M_header=0x0028FE24, M_node_count=6
ptr=0x007A1E80 M_left=0x01D5D890 M_parent=0x0028FE24 M_right=0x01D5D850 M_color=1
key=123
ptr=0x01D5D890 M_left=0x01D5D870 M_parent=0x007A1E80 M_right=0x01D5D8B0 M_color=1
ptr=0x01D5D870 M_left=0x000000000 M_parent=0x01D5D890 M_right=0x000000000 M_color=0
ptr=0x01D5D8B0 M_left=0x00000000 M_parent=0x01D5D890 M_right=0x00000000 M_color=0
key=100
ptr=0x01D5D850 M_left=0x00000000 M_parent=0x007A1E80 M_right=0x01D5D8D0 M_color=1
kev=456
ptr=0x01D5D8D0 M_left=0x000000000 M_parent=0x01D5D850 M_right=0x000000000 M_color=0
key=1001
As a tree:
root----123
       L----12
               L----11
               R----100
       R-----456
               R-----1001
ptr=0x01D5D870 M_left=0x000000000 M_parent=0x01D5D890 M_right=0x000000000 M_color=0
key=11
s.end():
ptr=0x0028FE24 M_left=0x01D5D870 M_parent=0x007A1E80 M_right=0x01D5D8D0 M_color=0
```

GCC implementation is very similar <sup>11</sup>. The only difference is absence of Isnil field, so the structure occupy slightly less space in memory than as it is implemented in MSVC. Root node is also used as a place .end() iterator pointing to and also has no key and/or value.

<sup>&</sup>quot;http://gcc.gnu.org/onlinedocs/libstdc++/libstdc++-html-USERS-4.1/stl\_\_tree\_8h-source.html

#### Rebalancing demo (GCC)

Here is also a demo showing us how tree is rebalanced after insertions.

#### Listing 2.28: GCC

```
#include <stdio.h>
#include <map>
#include <set>
#include <string>
#include <iostream>
struct map_pair
{
        int key;
        const char *value;
};
struct tree_node
        int M_color; // 0 - Red, 1 - Black
        struct tree_node *M_parent;
        struct tree_node *M_left;
        struct tree_node *M_right;
};
struct tree_struct
        int M_key_compare;
        struct tree_node M_header;
        size_t M_node_count;
};
const char* ALOT_OF_TABS="\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\";
void dump_as_tree (int tabs, struct tree_node *n)
{
        void *point_after_struct=((char*)n)+sizeof(struct tree_node);
        printf ("%d\n", *(int*)point_after_struct);
        if (n->M_left)
        {
                printf ("%.*sL-----", tabs, ALOT_OF_TABS);
                dump_as_tree (tabs+1, n->M_left);
        };
        if (n->M_right)
                printf ("%.*sR-----", tabs, ALOT_OF_TABS);
                dump_as_tree (tabs+1, n->M_right);
        };
};
void dump_map_and_set(struct tree_struct *m)
{
        printf ("root----");
        dump_as_tree (1, m->M_header.M_parent);
};
int main()
        std::set<int> s;
        s.insert(123);
```

```
s.insert(456);
        printf ("123, 456 are inserted\n");
        dump_map_and_set ((struct tree_struct *)(void*)&s);
        s.insert(11);
        s.insert(12);
        printf ("\n");
        printf ("11, 12 are inserted\n");
        dump_map_and_set ((struct tree_struct *)(void*)&s);
        s.insert(100);
        s.insert(1001);
        printf ("\n");
        printf ("100, 1001 are inserted\n");
        dump_map_and_set ((struct tree_struct *)(void*)&s);
        s.insert(667);
        s.insert(1);
        s.insert(4);
        s.insert(7);
        printf ("\n");
        printf ("667, 1, 4, 7 are inserted\n");
        dump_map_and_set ((struct tree_struct *)(void*)&s);
        printf ("\n");
};
```

Listing 2.29: GCC 4.8.1

```
123, 456 are inserted
root----123
      R-----456
11, 12 are inserted
root----123
      L----11
             R-----12
       R-----456
100, 1001 are inserted
root----123
       L----12
             L----11
             R-----100
       R-----456
             R----1001
667, 1, 4, 7 are inserted
root----12
      L----4
             L----1
             R-----11
                   L----7
      R----123
             L----100
             R-----667
                    L----456
                    R----1001
```

# **Chapter 3**

# Couple things to add

# 3.1 Function prologue and epilogue

Function prologue is instructions at function start. It is often something like the following code fragment:

```
push ebp
mov ebp, esp
sub esp, X
```

What these instruction do: saves the value in the EBP register, set value of the EBP register to the value of the ESP and then allocates space on the stack for local variables.

Value in the EBP is fixed over a period of function execution and it is to be used for local variables and arguments access. One can use ESP, but it changing over time and it is not convenient.

Function epilogue annulled allocated space in stack, returns value in the EBP register back to initial state and returns flow control to callee:

```
mov esp, ebp
pop ebp
ret 0
```

Epilogue and prologue can make recursion performance worse.

For example, once upon a time I wrote a function to seek right node in binary tree. As a recursive function it would look stylish but since an additional time is to be spend at each function call for prologue/epilogue, it was working couple of times slower than iterative (recursion-free) implementation.

By the way, that is the reason of tail call existence.

# 3.2 npad

It is an assembly language macro for label aligning by a specific border.

That's often need for the busy labels to where control flow is often passed, e.g., loop body begin. So the CPU will effectively load data or code from the memory, through memory bus, cache lines, etc.

Taken from listing.inc (MSVC):

By the way, it is curious example of different NOP variations. All these instructions has no effects whatsoever, but has different size.

```
;; LISTING.INC
;;
;; This file contains assembler macros and is included by the files created
;; with the -FA compiler switch to be assembled by MASM (Microsoft Macro
;; Assembler).
;;
;; Copyright (c) 1993-2003, Microsoft Corporation. All rights reserved.

;; non destructive nops
npad macro size
if size eq 1
nop
else
```

```
if size eq 2
 mov edi, edi
else
if size eq 3
   ; lea ecx, [ecx+00]
  DB 8DH, 49H, 00H
else
 if size eq 4
   ; lea esp, [esp+00]
   DB 8DH, 64H, 24H, 00H
 else
  if size eq 5
    add eax, DWORD PTR 0
  else
   if size eq 6
     ; lea ebx, [ebx+00000000]
     DB 8DH, 9BH, 00H, 00H, 00H, 00H
   else
    if size eq 7
      ; lea esp, [esp+00000000]
      DB 8DH, 0A4H, 24H, 00H, 00H, 00H, 00H
    else
     if size eq 8
      ; jmp .+8; .npad 6
      DB OEBH, O6H, 8DH, 9BH, OOH, OOH, OOH, OOH
     else
      if size eq 9
       ; jmp .+9; .npad 7
       DB OEBH, 07H, 8DH, 0A4H, 24H, 0OH, 0OH, 0OH
      else
       if size eq 10
        ; jmp .+A; .npad 7; .npad 1
        DB OEBH, O8H, 8DH, OA4H, 24H, OOH, OOH, OOH, 9OH
       else
        if size eq 11
         ; jmp .+B; .npad 7; .npad 2
         DB OEBH, O9H, 8DH, OA4H, 24H, OOH, OOH, OOH, OOH, 8BH, OFFH
        else
         if size eq 12
          ; jmp .+C; .npad 7; .npad 3
          DB OEBH, OAH, 8DH, OA4H, 24H, OOH, OOH, OOH, OOH, 8DH, 49H, OOH
         else
          if size eq 13
           ; jmp .+D; .npad 7; .npad 4
           DB OEBH, OBH, 8DH, OA4H, 24H, OOH, OOH, OOH, OOH, 8DH, 64H, 24H, OOH
          else
           if size eq 14
            ; jmp .+E; .npad 7; .npad 5
           else
            if size eq 15
             ; jmp .+F; .npad 7; .npad 6
             DB OEBH, ODH, 8DH, OA4H, 24H, OOH, OOH, OOH, OOH, 9BH, OOH, OOH, OOH, OOH
             %out error: unsupported npad size
             .err
            endif
           endif
          endif
         endif
        endif
```

```
endif
```

# 3.3 Signed number representations

There are several methods of representing signed numbers<sup>1</sup>, but in x86 architecture used "two's complement".

binary	hexadecimal	unsigned	signed (2's complement)		
01111111	0x7f	127	127		
01111110	0x7e	126	126		
00000010	0x2	2	2		
00000001	0x1	1	1		
00000000	0x0	0	0		
11111111	0xff	255	-1		
11111110	0xfe	254	-2		
10000010	0x82	130	-126		
10000001	0x81	129	-127		
10000000	0x80	128	-128		

The difference between signed and unsigned numbers is that if we represent 0xFFFFFFFE and 0x0000002 as unsigned, then first number (4294967294) is bigger than second (2). If to represent them both as signed, first will be -2, and it is lesser than second (2). That is the reason why conditional jumps (1.8) are present both for signed (e.g. JG, JL) and unsigned (JA, JBE) operations.

For the sake of simplicity, that is what one need to know:

- Number can be signed or unsigned.
- C/C++ signed types: int (-2147483646..2147483647 or 0x80000000..0x7FFFFFFF), char (-127..128 or 0x7F..0x80). Unsigned: unsigned int (0..4294967295 or 0..0xFFFFFFFF), unsigned char (0..255 or 0..0xFF), size\_t.
- Signed types has sign in the most significant bit: 1 mean "minus", 0 mean "plus".
- Addition and subtraction operations are working well for both signed and unsigned values. But for multiplication and division operations, x86 has different instructions: IDIV/IMUL for signed and DIV/MUL for unsigned.
- More instructions working with signed numbers: CBW/CWD/CWDE/CDQ/CDQE (11.5.6), MOVSX (1.11.1), SAR (11.5.6).

#### 3.3.1 Integer overflow

It is worth noting that incorrect representation of number can lead integer overflow vulnerability.

For example, we have a network service, it receives network packets. In the packets there is also a field where subpacket length is coded. It is 32-bit value. After network packet received, service checking the field, and if it is larger than, e.g. some MAX\_PACKET\_SIZE (let's say, 10 kilobytes), the packet is rejected as incorrect. Comparison is signed. Intruder set this value to the 0xFFFFFFF. While comparison, this number is considered as signed -1 and it is lesser than 10 kilobytes. No error here. Service would like to copy the subpacket to another place in memory and call memcpy (dst, src, 0xFFFFFFF) function: this operation, rapidly garbling a lot of inside of process memory.

More about it: [3].

 $<sup>^{1}</sup> http://en.wikipedia.org/wiki/Signed\_number\_representations$ 

# 3.4 Arguments passing methods (calling conventions)

#### 3.4.1 cdecl

This is the most popular method for arguments passing to functions in C/C++ languages.

Caller pushing arguments to stack in reverse order: last argument, then penultimate element and finally —first argument. Caller also must return back value of the stack pointer (ESP) to its initial state after callee function exit.

#### Listing 3.1: cdecl

```
push arg3
push arg2
push arg3
call function
add esp, 12; returns ESP
```

#### 3.4.2 stdcall

Almost the same thing as cdecl, with the exception the callee set ESP to initial state executing RET x instruction instead of RET, where x = arguments number \* sizeof(int)<sup>2</sup>. Caller will not adjust stack pointer by add esp, x instruction.

#### Listing 3.2: stdcall

```
push arg3
push arg2
push arg1
call function

function:
   ... do something ...
ret 12
```

The method is ubiquitous in win32 standard libraries, but not in win64 (see below about win64).

#### Variable arguments number functions

printf()-like functions are, probably, the only case of variable arguments functions in C/C++, but it is easy to illustrate an important difference between <code>cdecl</code> and <code>stdcall</code> with the help of it. Let's start with the idea the compiler knows argument count of each <code>printf()</code> function calling. However, called <code>printf()</code>, which is already compiled and located in MSVCRT.DLL (if to talk about Windows), has not any information about how much arguments were passed, however it can determine it from format string. Thus, if <code>printf()</code> would be <code>stdcall</code>-function and restored <code>stack</code> pointer to its initial state by counting number of arguments in format string, this could be dangerous situation, when one programmer's typo may provoke sudden program crash. Thus it is not suitable for such functions to use <code>stdcall</code>, <code>cdecl</code> is better.

#### 3.4.3 fastcall

That's general naming for a method of passing some of arguments via registers and all other —via stack. It worked faster than *cdecl/stdcall* on older CPUs (because of smaller stack pressure). It will not help to gain performance on modern much complex CPUs, however.

it is not a standardized way, so, various compilers may do it differently. Well known caveat: if you have two DLLs, one uses another, and they are built by different compilers with different *fastcall* calling conventions.

Both MSVC and GCC passing first and second argument via ECX and EDX and other arguments via stack. Caller must restore stack pointer into initial state.

Stack pointer must be restored to initial state by callee (like in stdcall).

#### Listing 3.3: fastcall

```
push arg3
mov edx, arg2
mov ecx, arg1
call function
```

<sup>&</sup>lt;sup>2</sup>Size of *int* type variable is 4 in x86 systems and 8 in x64 systems

```
function:
.. do something ..
ret 4
```

#### **GCC regparm**

It is *fastcall* evolution<sup>3</sup> is some sense. With the -mregparm option it is possible to set, how many arguments will be passed via registers. 3 at maximum. Thus, EAX, EDX and ECX registers are to be used.

Of course, if number of arguments is less then 3, not all 3 registers are to be used.

Caller restores stack pointer to its initial state.

For the example, see (1.15.1).

#### Watcom/OpenWatcom

It is called "register calling convention" here. First 4 arguments are passed via EAX, EDX, EBX and ECX registers. All the rest—via stack. Functions have underscore added to the function name in order to distinguish them from those having other calling convention.

### 3.4.4 thiscall

In C++, it is a *this* pointer to object passing into function-method.

In MSVC, this is usually passed in the ECX register.

In GCC, *this* pointer is passed as a first function-method argument. Thus it will be seen: internally, all function-methods has extra argument.

For the example, see (2.1.1).

#### 3.4.5 x86-64

#### Windows x64

The method of arguments passing in Win64 is somewhat resembling to fastcall. First 4 arguments are passed via RCX, RDX, R8, R9, other —via stack. Caller also must prepare a space for 32 bytes or 4 64-bit values, so then callee can save there first 4 arguments. Short functions may use argument values just from registers, but larger may save its values for further use.

Caller also must return stack pointer into initial state.

This calling convention is also used in Windows x86-64 system DLLs (instead of *stdcall* in win32). Example:

```
#include <stdio.h>

void f1(int a, int b, int c, int d, int e, int f, int g)
{
         printf ("%d %d %d %d %d %d \n", a, b, c, d, e, f, g);
};

int main()
{
         f1(1,2,3,4,5,6,7);
};
```

Listing 3.4: MSVC 2012 /0b

```
$SG2937 DB '%d %d %d %d %d %d %d', OaH, OOH

main PROC
sub rsp, 72 ; 00000048H

mov DWORD PTR [rsp+48], 7
mov DWORD PTR [rsp+40], 6
mov DWORD PTR [rsp+32], 5
mov r9d, 4
```

http://www.ohse.de/uwe/articles/gcc-attributes.html#func-regparm

```
r8d, 3
                 edx, 2
        mov
                 ecx, 1
        mov
                 f1
        call
                 eax, eax
        xor
                                                            ; 0000048H
        add
                 rsp, 72
        ret
main
        ENDP
a\$ = 80
b$ = 88
c$ = 96
d$ = 104
e$ = 112
f$ = 120
g$ = 128
f1
        PROC
$LN3:
                 DWORD PTR [rsp+32], r9d
        mov
                 DWORD PTR [rsp+24], r8d
        mov
                 DWORD PTR [rsp+16], edx
        mov
                 DWORD PTR [rsp+8], ecx
        mov
        sub
                 rsp, 72
                                                            ; 0000048H
                 eax, DWORD PTR g$[rsp]
        mov
                 DWORD PTR [rsp+56], eax
        mov
        mov
                 eax, DWORD PTR f$[rsp]
        mov
                 DWORD PTR [rsp+48], eax
                 eax, DWORD PTR e$[rsp]
        mov
                 DWORD PTR [rsp+40], eax
        mov
                 eax, DWORD PTR d$[rsp]
        mov
                 DWORD PTR [rsp+32], eax
        mov
                 r9d, DWORD PTR c$[rsp]
        mov
                 r8d, DWORD PTR b$[rsp]
        mov
        mov
                 edx, DWORD PTR a$[rsp]
                 rcx, OFFSET FLAT: $SG2937
        lea
                 printf
        call
        add
                 rsp, 72
                                                            ; 00000048H
        ret
f1
        ENDP
```

Here we clearly see how 7 arguments are passed: 4 via registers and the rest 3 via stack. The code of f1() function's prologue saves the arguments in "scratch space"—a space in the stack intended exactly for the purpose. It is done because compiler may not be sure if it will be enough to use other registers without these 4, which will otherwise be occupied by arguments until function execution end. The "scratch space" allocation in the stack is on the caller's shoulders.

Listing 3.5: MSVC 2012 /Ox /0b

```
$SG2777 DB '%d %d %d %d %d %d %d', OaH, OOH

a$ = 80
b$ = 88
c$ = 96
d$ = 104
e$ = 112
f$ = 120
g$ = 128
f1 PROC
$LN3:
sub rsp, 72 ; 00000048H
```

```
eax, DWORD PTR g$[rsp]
        mov
                 DWORD PTR [rsp+56], eax
        mov
                 eax, DWORD PTR f$[rsp]
        mov
                 DWORD PTR [rsp+48], eax
        mov
                 eax, DWORD PTR e$[rsp]
        mov
                 DWORD PTR [rsp+40], eax
        mov
                DWORD PTR [rsp+32], r9d
        mov
                r9d, r8d
        mov
                r8d, edx
        mov
                 edx, ecx
        mov
                rcx, OFFSET FLAT: $SG2777
        lea
        call
                printf
                                                           ; 00000048H
        add
                rsp, 72
        ret
                 0
f1
        ENDP
main
        PROC
                                                           ; 00000048H
        sub
                 rsp, 72
                 edx, 2
        mov
                DWORD PTR [rsp+48], 7
        mov
                 DWORD PTR [rsp+40], 6
                r9d, QWORD PTR [rdx+2]
        lea
                r8d, QWORD PTR [rdx+1]
        lea
                 ecx, QWORD PTR [rdx-1]
        lea
                 DWORD PTR [rsp+32], 5
        mov
        call
                 f1
        xor
                 eax, eax
        add
                rsp, 72
                                                           ; 00000048H
        ret
                 0
main
        ENDP
```

If to compile the example with optimization switch, it is almost the same, but "scratch space" is not used, because no need to.

Also take a look on how MSVC 2012 optimizes primitive value loads into registers by using LEA (11.5.6). I'm not sure if it worth so, but maybe.

#### Linux x64

The way arguments passed in Linux for x86-64 is almost the same as in Windows, but 6 registers are used instead of 4 (RDI, RSI, RDX, RCX, R8, R9) and there are no "scratch space", but callee may save register values in the stack, if it needs to.

Listing 3.6: GCC 4.7.3 -O3

```
.LCO:
        .string "%d %d %d %d %d %d \n"
f1:
                rsp, 40
        sub
                eax, DWORD PTR [rsp+48]
        mov
                DWORD PTR [rsp+8], r9d
        mov
                r9d, ecx
        mov
                DWORD PTR [rsp], r8d
        mov
                ecx, esi
        mov
                r8d, edx
        mov
                esi, OFFSET FLAT:.LCO
        mov
        mov
                edx, edi
        mov
                edi, 1
                DWORD PTR [rsp+16], eax
        mov
                eax, eax
        xor
```

```
call
                 __printf_chk
        add
                 rsp, 40
        ret
main:
                 rsp, 24
         sub
                 r9d, 6
        mov
                 r8d, 5
        mov
                 DWORD PTR [rsp], 7
        mov
                 ecx, 4
        mov
                 edx, 3
        mov
                 esi, 2
        mov
                 edi, 1
        mov
         call
                 f1
        add
                 rsp, 24
        ret
```

N.B.: here values are written into 32-bit parts of registers (e.g., EAX) but not to the whole 64-bit register (RAX). This is because each write to low 32-bit part of register automatically clears high 32 bits. Supposedly, it was done for x86-64 code porting simplification.

## 3.4.6 Returning values of float and double type

In all conventions except of Win64, values of type *float* or *double* are returning via the FPU register ST(0). In Win64, values of *float* and *double* types are returned in the XMMO register instead of the ST(0).

## 3.4.7 Modifying arguments

Sometimes, C/C++ programmers (not limited to these PL, though), may ask, what will happen if to modify arguments? The answer is simple: arguments are stored in the stack, that is where modification will occurr. Calling functions are not use them after callee exit (I have not seen any opposite case in my practice).

Listing 3.7: MSVC 2012

```
a = 8
                                                            ; size = 4
_b = 12
                                                            ; size = 4
_f
        PROC
                 ebp
        push
                ebp, esp
        mov
                eax, DWORD PTR _a$[ebp]
        mov
                eax, DWORD PTR _b$[ebp]
        add
        mov
                DWORD PTR _a$[ebp], eax
                ecx, DWORD PTR _a$[ebp]
        mov
        push
                ecx
                OFFSET $SG2938 ; '%d', OaH
        push
        call
                 _printf
                 esp, 8
        add
        pop
                 ebp
                 0
        ret
_f
```

So yes, one may modify arguments easily. Of course, if it is not *references* in C++ (2.3), and if you not modify data a pointer pointing to (then the effect will be propagated outside of current function).

# 3.5 Position-independent code

While analyzing Linux shared (.so) libraries, one may frequently spot such code pattern:

Listing 3.8: libc-2.17.so x86

```
.text:0012D5E3 __x86_get_pc_thunk_bx proc near
                                                         ; CODE XREF: sub_17350+3
.text:0012D5E3
                                                         ; sub_173CC+4 ...
.text:0012D5E3
                                        ebx, [esp+0]
                                mov
.text:0012D5E6
                                retn
.text:0012D5E6 __x86_get_pc_thunk_bx endp
.text:000576C0 sub_576C0
                                                         ; CODE XREF: tmpfile+73
                               proc near
. . .
.text:000576C0
                                        ebp
                                push
.text:000576C1
                                mov
                                        ecx, large gs:0
.text:000576C8
                                push
.text:000576C9
                                push
                                        esi
.text:000576CA
                                push
.text:000576CB
                                call
                                        __x86_get_pc_thunk_bx
.text:000576D0
                                add
                                        ebx, 157930h
.text:000576D6
                                sub
                                        esp, 9Ch
.text:000579F0
                                lea
                                        eax, (a_gen_tempname - 1AF000h)[ebx]; "_gen_tempname"
                                        [esp+0ACh+var_A0], eax
.text:000579F6
                                mov
.text:000579FA
                                lea
                                        eax, (a__SysdepsPosix - 1AF000h)[ebx]; "../sysdeps/posix/
   tempname.c"
.text:00057A00
                                        [esp+0ACh+var_A8], eax
                                mov
.text:00057A04
                                        eax, (aInvalidKindIn_ - 1AF000h)[ebx]; "! \"invalid KIND
                                lea
   in __gen_tempname\""
.text:00057A0A
                                         [esp+0ACh+var_A4], 14Ah
                                mov
.text:00057A12
                                        [esp+0ACh+var_AC], eax
                                mov
.text:00057A15
                                        __assert_fail
                                call
```

All pointers to strings are corrected by a constant and by value in the EBX, which calculated at the beginning of each function. This is so called PIC, it is intended to execute placed at any random point of memory, that is why it cannot contain any absolute memory addresses.

PIC was crucial in early computer systems and crucial now in embedded systems without virtual memory support (where processes are all placed in single continous memory block). It is also still used in \*NIX systems for shared libraries since shared libraries are shared across many processes while loaded in memory only once. But all these processes may map the same shared library on different addresses, so that is why shared library should be working correctly without fixing on any absolute address.

Let's do a simple experiment:

```
#include <stdio.h>
int global_variable=123;
int f1(int var)
{
   int rt=global_variable+var;
   printf ("returning %d\n", rt);
   return rt;
};
```

Let's compile it in GCC 4.7.3 and see resulting .so file in IDA:

```
gcc -fPIC -shared -03 -o 1.so 1.c
```

#### Listing 3.9: GCC 4.7.3

```
.text:00000440
                                public __x86_get_pc_thunk_bx
.text:00000440 __x86_get_pc_thunk_bx proc near
                                                         ; CODE XREF: _init_proc+4
.text:00000440
                                                         ; deregister_tm_clones+4 ...
.text:00000440
                                mov
                                        ebx, [esp+0]
.text:00000443
                                retn
.text:00000443 __x86_get_pc_thunk_bx endp
.text:00000570
                                public f1
.text:00000570 f1
                                proc near
.text:00000570
.text:00000570 var_1C
                                = dword ptr -1Ch
.text:00000570 var_18
                                = dword ptr -18h
                                = dword ptr -14h
.text:00000570 var_14
.text:00000570 var_8
                                = dword ptr -8
.text:00000570 var_4
                                = dword ptr -4
.text:00000570 arg_0
                                = dword ptr 4
.text:00000570
.text:00000570
                                sub
                                        esp, 1Ch
.text:00000573
                                        [esp+1Ch+var_8], ebx
                                mov
.text:00000577
                                        __x86_get_pc_thunk_bx
                                call
                                        ebx, 1A84h
.text:0000057C
                                add
.text:00000582
                                mov
                                        [esp+1Ch+var_4], esi
.text:00000586
                                mov
                                        eax, ds:(global_variable_ptr - 2000h)[ebx]
.text:0000058C
                                        esi, [eax]
                                mov
.text:0000058E
                                        eax, (aReturningD - 2000h)[ebx]; "returning %d\n"
                                lea
.text:00000594
                                        esi, [esp+1Ch+arg_0]
                                add
.text:00000598
                                mov
                                        [esp+1Ch+var_18], eax
.text:0000059C
                                mov
                                         [esp+1Ch+var_1C], 1
.text:000005A3
                                         [esp+1Ch+var_14], esi
                                mov
.text:000005A7
                                        ___printf_chk
                                call
.text:000005AC
                                        eax, esi
                                mov
                                        ebx, [esp+1Ch+var_8]
.text:000005AE
                                mov
.text:000005B2
                                mov
                                        esi, [esp+1Ch+var_4]
.text:000005B6
                                add
                                        esp, 1Ch
.text:000005B9
                                retn
.text:000005B9 f1
                                endp
```

That's it: pointers to *«returning %d\n»* string and *global\_variable* are to be corrected at each function execution. The \_\_x86\_get\_pc\_thunk\_bx() function return address of the point after call to itself (0x57C here) in the EBX. That's the simple way to get value of program counter (EIP) at some point. The *0x1A84* constant is related to the difference between this function begin and so called *Global Offset Table Procedure Linkage Table* (GOT PLT), the section right after *Global Offset Table* (GOT), where pointer to *global\_variable* is. IDA shows these offset processed, so to understand them easily, but in fact the code is:

```
.text:00000577
                                 call
                                         __x86_get_pc_thunk_bx
.text:0000057C
                                 add
                                         ebx, 1A84h
.text:00000582
                                         [esp+1Ch+var_4], esi
                                 mov
.text:00000586
                                         eax, [ebx-0Ch]
                                mov
.text:0000058C
                                         esi, [eax]
                                 mov
.text:0000058E
                                 lea
                                         eax, [ebx-1A30h]
```

So, EBX pointing to the GOT PLT section and to calculate pointer to  $global\_variable$  which stored in the GOT, 0xC must be subtracted. To calculate pointer to the *«returning %d\n»* string, 0x1A30 must be subtracted.

By the way, that is the reason why AMD64 instruction set supports RIP<sup>4</sup>-relative addressing, just to simplify PIC-code. Let's compile the same C code in the same GCC version, but for x64.

IDA would simplify output code but suppressing RIP-relative addressing details, so I will run *objdump* instead to see the details:

```
000000000000000720 <f1>:
720: 48 8b 05 b9 08 20 00 mov rax,QWORD PTR [rip+0x2008b9] # 200fe0 <_DYNAMIC+0 x1d0>
```

<sup>&</sup>lt;sup>4</sup>program counter in AMD64

```
727:
       53
                                          rbx
                                  push
728:
       89 fb
                                  mov
                                          ebx,edi
72a:
       48 8d 35 20 00 00 00
                                          rsi,[rip+0x20]
                                                                  # 751 <_fini+0x9>
                                  lea
731:
       bf 01 00 00 00
                                          edi,0x1
                                  mov
736:
       03 18
                                  add
                                          ebx, DWORD PTR [rax]
738:
       31 c0
                                          eax,eax
                                  xor
73a:
       89 da
                                          edx,ebx
                                  MOV
       e8 df fe ff ff
73c:
                                          620 <__printf_chk@plt>
                                  call
741:
       89 d8
                                          eax,ebx
                                  mov
743:
       5b
                                          rbx
                                  pop
744:
       c3
                                  ret
```

0x2008b9 is the difference between address of instruction at 0x720 and  $global\_variable$  and 0x20 is the difference between the address of the instruction at 0x72A and the «returning %d\n» string.

As you might see, the need to recalculate addresses frequently makes execution slower (it is better in x64, though). So it is probably better to link statically if you aware of performance ([9]).

#### 3.5.1 Windows

The PIC mechanism is not used in Windows DLLs. If Windows loader needs to load DLL on another base address, it "patches" DLL in memory (at the *FIXUP* places) in order to correct all addresses. This means, several Windows processes cannot share once loaded DLL on different addresses in different process' memory blocks —since each loaded into memory DLL instance *fixed* to be work only at these addresses..

# 3.6 Thread Local Storage

It is a data area, specific to each thread. Every thread can store there what it needs. One famous example is C standard global variable *errno*. Multiple threads may simultaneously call a functions which returns error code in the *errno*, so global variable will not work correctly here, for multi-thread programs, *errno* must be stored in the TLS.

In the C++11 standard, a new *thread\_local* modifier was added, showing that each thread will have its own version of the variable, it can be initialized, and it is located in the TLS <sup>5</sup>:

Listing 3.10: C++11

```
#include <iostream>
#include <thread>
thread_local int tmp=3;
int main()
{
     std::cout << tmp << std::endl;
};</pre>
```

If to say about PE-files, in the resulting executable file, the tmp variable will be stored in the section devoted to TLS.

# 3.7 LD\_PRELOAD hack in Linux

This allows us to load our own dynamic libraries before others, even before system ones, like libc.so.6.

What, in turn, allows to "substitute" our written functions before original ones in system libraries. For example, it is easy to intercept all calls to the time(), read(), write(), etc.

Let's see, if we are able to fool *uptime* utility. As we know, it tells how long the computer is working. With the help of strace(6.0.6), it is possible to see that this information the utility takes from the /proc/uptime file:

<sup>&</sup>lt;sup>5</sup> C11 also has thread support, optional though

<sup>&</sup>lt;sup>6</sup>Compiled in MinGW GCC 4.8.1, but not in MSVC 2012

```
$ strace uptime
...
open("/proc/uptime", O_RDONLY) = 3
lseek(3, 0, SEEK_SET) = 0
read(3, "416166.86 414629.38\n", 2047) = 20
...
```

It is not a real file on disk, it is a virtual one, its contents is generated on fly in Linux kernel. There are just two numbers:

```
$ cat /proc/uptime
416690.91 415152.03
```

What we can learn from wikipedia:

The first number is the total number of seconds the system has been up. The second number is how much of that time the machine has spent idle, in seconds.

7

Let's try to write our own dynamic library with the open(), read(), close() functions working as we need.

At first, our open() will compare name of file to be opened with what we need and if it is so, it will write down the descriptor of the file opened. At second, read(), if it will be called for this file descriptor, will substitute output, and in other cases, will call original read() from libc.so.6. And also close(), will note, if the file we are currently follow is to be closed.

We will use the dlopen() and dlsym() functions to determine original addresses of functions in libc.so.6.

We need them because we must pass control to "real" functions.

On the other hand, if we could intercept e.g. strcmp(), and follow each string comparisons in program, then strcmp() could be implemented easily on one's own, while not using original function <sup>8</sup>.

```
#include <stdio.h>
#include <stdarg.h>
#include <stdlib.h>
#include <stdbool.h>
#include <unistd.h>
#include <dlfcn.h>
#include <string.h>
void *libc_handle = NULL;
int (*open_ptr)(const char *, int) = NULL;
int (*close_ptr)(int) = NULL;
ssize_t (*read_ptr)(int, void*, size_t) = NULL;
bool inited = false;
_Noreturn void die (const char * fmt, ...)
{
        va_list va;
        va_start (va, fmt);
        vprintf (fmt, va);
        exit(0);
};
static void find_original_functions ()
{
        if (inited)
                return;
        libc_handle = dlopen ("libc.so.6", RTLD_LAZY);
```

<sup>&</sup>lt;sup>7</sup>https://en.wikipedia.org/wiki/Uptime

<sup>&</sup>lt;sup>8</sup>For example, here is how simple strcmp() interception is works in article from Yong Huang

```
if (libc_handle==NULL)
                die ("can't open libc.so.6\n");
        open_ptr = dlsym (libc_handle, "open");
        if (open_ptr==NULL)
                die ("can't find open()\n");
        close_ptr = dlsym (libc_handle, "close");
        if (close_ptr==NULL)
                die ("can't find close()\n");
        read_ptr = dlsym (libc_handle, "read");
        if (read_ptr==NULL)
                die ("can't find read()\n");
        inited = true;
}
static int opened_fd=0;
int open(const char *pathname, int flags)
{
        find_original_functions();
        int fd=(*open_ptr)(pathname, flags);
        if (strcmp(pathname, "/proc/uptime")==0)
                opened_fd=fd; // that's our file! record its file descriptor
        else
                opened_fd=0;
        return fd;
};
int close(int fd)
        find_original_functions();
        if (fd==opened_fd)
                opened_fd=0; // the file is not opened anymore
        return (*close_ptr)(fd);
};
ssize_t read(int fd, void *buf, size_t count)
        find_original_functions();
        if (opened_fd!=0 && fd==opened_fd)
                // that's our file!
                return snprintf (buf, count, "%d %d", 0x7ffffffff, 0x7ffffffff)+1;
        };
        // not our file, go to real read() function
        return (*read_ptr)(fd, buf, count);
};
```

Let's compile it as common dynamic library:

```
gcc -fpic -shared -Wall -o fool_uptime.so fool_uptime.c -ldl
```

Let's run *uptime* while loading our library before others:

```
LD_PRELOAD='pwd'/fool_uptime.so uptime
```

And we see:

```
01:23:02 up 24855 days, 3:14, 3 users, load average: 0.00, 0.01, 0.05
```

If the *LD\_PRELOAD* environment variable will always points to filename and path of our library, it will be loaded for all starting programs.

More examples:

- Very simple interception of the strcmp() (Yong Huang) http://yurichev.com/mirrors/LD\_PRELOAD/Yong%20Huang% 20LD\_PRELOAD.txt
- Kevin Pulo Fun with LD\_PRELOAD. A lot of examples and ideas. http://yurichev.com/mirrors/LD\_PRELOAD/lca2009.pdf
- File functions interception for compression/decompression files on fly (zlibc). ftp://metalab.unc.edu/pub/Linux/
  libs/compression

### 3.8 Itanium

Although almost failed, another very interesting architecture is Intel Itanium (IA64<sup>9</sup>). While OOE<sup>10</sup> CPUs decides how to rearrange instructions and execute them in parallel, EPIC<sup>11</sup> was an attempt to shift these decisions to the compiler: to let it group instructions at the compile stage.

This result in notoriously complex compilers.

Here is one sample of IA64 code: simple cryptoalgorithm from Linux kernel:

Listing 3.11: Linux kernel 3.2.0.4

```
#define TEA_ROUNDS
                                 32
#define TEA_DELTA
                                 0x9e3779b9
static void tea_encrypt(struct crypto_tfm *tfm, u8 *dst, const u8 *src)
{
        u32 y, z, n, sum = 0;
        u32 k0, k1, k2, k3;
        struct tea_ctx *ctx = crypto_tfm_ctx(tfm);
        const __le32 *in = (const __le32 *)src;
        _{le32} *out = (_{le32} *)dst;
        y = le32_to_cpu(in[0]);
        z = le32\_to\_cpu(in[1]);
        k0 = ctx->KEY[0];
        k1 = ctx->KEY[1];
        k2 = ctx->KEY[2];
        k3 = ctx->KEY[3];
        n = TEA_ROUNDS;
        while (n-- > 0) {
                sum += TEA_DELTA;
                y += ((z << 4) + k0) ^ (z + sum) ^ ((z >> 5) + k1);
                z += ((y << 4) + k2) ^ (y + sum) ^ ((y >> 5) + k3);
        }
        out[0] = cpu_to_le32(y);
        out[1] = cpu_to_le32(z);
}
```

Here is how it was compiled:

<sup>&</sup>lt;sup>9</sup>Intel Architecture 64 (Itanium): 3.8

<sup>&</sup>lt;sup>10</sup>Out-of-order execution

<sup>&</sup>lt;sup>11</sup>Explicitly parallel instruction computing

Listing 3.12: Linux Kernel 3.2.0.4 for Itanium 2 (McKinley)

```
00901
                                         tea_encrypt:
0090|08 80 80 41 00 21
                                               adds r16 = 96, r32
                                                                               // ptr to ctx->KEY
    [2]
0096|80 CO 82 00 42 00
                                               adds r8 = 88, r32
                                                                               // ptr to ctx->KEY
    [0]
0090|00 00 04 00
                                               nop.i 0
00A0|09 18 70 41 00 21
                                               adds r3 = 92, r32
                                                                               // ptr to ctx->KEY
    [1]
00A6|F0 20 88 20 28 00
                                               1d4 r15 = [r34], 4
                                                                               // load z
00AC|44 06 01 84
                                               adds r32 = 100, r32;;
                                                                               // ptr to ctx->KEY
    [3]
00B0|08 98 00 20 10 10
                                               1d4 r19 = [r16]
                                                                               // r19=k2
00B6|00 01 00 00 42 40
                                               mov r16 = r0
                                                                               // r0 always
    contain zero
00BC|00 08 CA 00
                                               mov.i r2 = ar.lc
                                                                               // save lc
   register
00C0|05 70 00 44 10 10 9E FF FF FF 7F 20
                                               1d4 r14 = [r34]
                                                                               // load y
00CC|92 F3 CE 6B
                                               movl r17 = OxFFFFFFF9E3779B9;; // TEA_DELTA
00D0|08 00 00 00 01 00
                                               nop.m 0
00D6|50 01 20 20 20 00
                                               1d4 r21 = [r8]
                                                                               // r21=k0
00DC|F0 09 2A 00
                                               mov.i ar.lc = 31
                                                                               // TEA_ROUNDS is
   32
                                               ld4 r20 = [r3];;
00E0|0A A0 00 06 10 10
                                                                               // r20=k1
00E6|20 01 80 20 20 00
                                               1d4 r18 = [r32]
                                                                               // r18=k3
00EC|00 00 04 00
                                               nop.i 0
00F0|
00F0|
                                         loc_F0:
00F0|09 80 40 22 00 20
                                               add r16 = r16, r17
                                                                               // r16=sum, r17=
   TEA_DELTA
00F6|D0 71 54 26 40 80
                                               shladd r29 = r14, 4, r21
                                                                               // r14=y, r21=k0
                                               extr.u r28 = r14, 5, 27;
00FC|A3 70 68 52
0100|03 F0 40 1C 00 20
                                               add r30 = r16, r14
0106|B0 E1 50 00 40 40
                                               add r27 = r28, r20;;
                                                                               // r20=k1
010C|D3 F1 3C 80
                                               xor r26 = r29, r30;;
0110|0B C8 6C 34 0F 20
                                               xor r25 = r27, r26;
0116|F0 78 64 00 40 00
                                               add r15 = r15, r25
                                                                               // r15=z
0110|00 00 04 00
                                               nop.i 0;;
0120 00 00 00 01 00
                                               nop.m 0
0126|80 51 3C 34 29 60
                                               extr.u r24 = r15, 5, 27
012C|F1 98 4C 80
                                               shladd r11 = r15, 4, r19
                                                                               // r19=k2
0130|0B B8 3C 20 00 20
                                               add r23 = r15, r16;;
0136|A0 C0 48 00 40 00
                                               add r10 = r24, r18
                                                                               // r18=k3
0130|00 00 04 00
                                               nop.i 0;;
0140|0B 48 28 16 0F 20
                                               xor r9 = r10, r11;;
0146|60 B9 24 1E 40 00
                                               xor r22 = r23, r9
014C|00 00 04 00
                                               nop.i 0;;
0150 | 11 00 00 00 01 00
                                               nop.m 0
0156|E0 70 58 00 40 A0
                                               add r14 = r14, r22
015C|A0 FF FF 48
                                               br.cloop.sptk.few loc_F0;;
0160|09 20 3C 42 90 15
                                               st4 [r33] = r15, 4
                                                                              // store z
0166|00 00 00 02 00 00
                                               nop.m 0
016C|20 08 AA 00
                                               mov.i ar.lc = r2;;
                                                                               // restore lc
   register
0170|11 00 38 42 90 11
                                               st4 [r33] = r14
                                                                               // store y
0176|00 00 00 02 00 80
                                               nop.i 0
017C|08 00 84 00
                                               br.ret.sptk.many b0;;
```

First of all, all IA64 instructions are grouped into 3-instruction bundles. Each bundle has size of 16 bytes and consists of template code + 3 instructions. IDA shows bundles into 6+6+4 bytes —you may easily spot the pattern.

All 3 instructions from each bundle usually executes simultaneously, unless one of instructions have "stop bit".

Supposedly, Intel and HP engineers gathered statistics of most occurred instruction patterns and decided to bring bundle types (AKA "templates"): a bundle code defines instruction types in the bundle. There are 12 of them. For example, zeroth bundle type is MII, meaning: first instruction is Memory (load or store), second and third are I (integer instructions). Another example is bundle type 0x1d: MFB: first instruction is Memory (load or store), second is Float (FPU instruction), third is Branch (branch instruction).

If compiler cannot pick suitable instruction to relevant bundle slot, it may insert NOP: you may see here nop.i instructions (NOP at the place where integer instructrion might be) or nop.m (a memory instruction might be at this slot). NOPs are inserted automatically when one use assembly language manually.

And that is not all. Bundles are also grouped. Each bundle may have "stop bit", so all the consecutive bundles with terminating bundle which have "stop bit" may be executed simultaneously. In practice, Itanium 2 may execute 2 bundles at once, resulting execution of 6 instructions at once.

So all instructions inside bundle and bundle group cannot interfere with each other (i.e., should not have data hazards). If they do, results will be undefined.

Each stop bit is marked in assembly language as ; ; (two semicolons) after instruction. So, instructions at [180-19c] may be executed simultaneously: they do not interfere. Next group is [1a0-1bc].

We also see a stop bit at 22c. The next instruction at 230 have stop bit too. This mean, this instruction is to be executed as isolated from all others (as in CISC). Indeed: the next instructrion at 236 use result from it (value in register r10), so they cannot be executed at the same time. Apparently, compiler was not able to find a better way to parallelize instructions, which is, in other words, to load CPU as much as possible, hence too much stop bits and NOPs. Manual assembly programming is tedious job as well: programmer should group instructions manually.

Programmer is still able to add stop-bits to each instructions, but this will degrade all performance Itanium was made for.

Interesting examples of manual IA64 assembly code can be found in Linux kernel sources:

http://lxr.free-electrons.com/source/arch/ia64/lib/.

Another introductory Itanium assembly paper: [5].

Another very interesting Itanium feature is *speculative execution* and NaT ("not a thing") bit, somewhat resembling NaN numbers:

http://blogs.msdn.com/b/oldnewthing/archive/2004/01/19/60162.aspx.

# 3.9 Basic blocks reordering

## 3.9.1 Profile-guided optimization

This optimization method may move some basic blocks to another section of the executable binary file.

Obviously, there are parts in function which are executed most often (e.g., loop bodies) and less often (e.g., error reporting code, exception handlers).

The compiler adding instrumentation code into the executable, then developer run it with a lot of tests for statistics collecting. Then the compiler, with the help of statistics gathered, prepares final executable file with all infrequently executed code moved into another section.

As a result, all frequently executed function code is compacted, and that is very important for execution speed and cache memory.

Example from Oracle RDBMS code, which was compiled by Intel C++:

Listing 3.13: orageneric11.dll (win32)

```
public _skgfsync
_skgfsync
                proc near
; address 0x6030D86A
                db
                         66h
                nop
                push
                         ebp
                mov
                         ebp, esp
                         edx, [ebp+0Ch]
                mov
                         edx, edx
                test
                         short loc_6030D884
                 jz
                mov
                         eax, [edx+30h]
                         eax, 400h
                test
                jnz
                         __VInfreq__skgfsync ; write to log
continue:
```

```
eax, [ebp+8]
                 mov
                         edx, [ebp+10h]
                 mov
                         dword ptr [eax], 0
                 mov
                         eax, [edx+0Fh]
                 lea
                         eax, OFFFFFFCh
                         ecx, [eax]
                 mov
                         ecx, 45726963h
                 cmp
                         error
                                                ; exit with error
                 jnz
                         esp, ebp
                 mov
                pop
                         ebp
                 retn
_skgfsync
                 endp
. . .
; address 0x60B953F0
__VInfreq__skgfsync:
                         eax, [edx]
                 mov
                 test
                         eax, eax
                 jz
                         continue
                         ecx, [ebp+10h]
                 mov
                 push
                         ecx
                 mov
                         ecx, [ebp+8]
                 push
                         edx
                 push
                         ecx
                         offset ...; "skgfsync(se=0x\%x, ctx=0x\%x, iov=0x\%x)\n"
                 push
                         dword ptr [edx+4]
                 push
                         dword ptr [eax] ; write to log
                 call
                 add
                         esp, 14h
                         continue
                 jmp
error:
                         edx, [ebp+8]
                 mov
                         dword ptr [edx], 69AAh; 27050 "function called with invalid FIB/IOV
                 mov
    structure"
                         eax, [eax]
                 mov
                 mov
                          [edx+4], eax
                         dword ptr [edx+8], OFA4h; 4004
                 mov
                         esp, ebp
                 mov
                 pop
                         ebp
                 retn
 END OF FUNCTION CHUNK FOR _skgfsync
```

The distance of addresses of these two code fragments is almost 9 MB.

All infrequently executed code was placed at the end of the code section of DLL file, among all function parts. This part of function was marked by Intel C++ compiler with VInfreq prefix. Here we see that a part of function which writes to log-file (presumably in case of error or warning or something like that) which was probably not executed very often when Oracle developers gathered statistics (if was executed at all). The writing to log basic block is eventually return control flow into the "hot" part of the function.

Another "infrequent" part is a basic block returning error code 27050.

In Linux ELF files, all infrequently executed code is moved by Intel C++ into separate text.unlikely section, leaving all "hot" code in the text.hot section.

From a reverse engineer's perspective, this information may help to split the function to its core and error handling parts.

# **Chapter 4**

# Finding important/interesting stuff in the code

Minimalism it is not a significant feature of modern software.

But not because programmers are writing a lot, but in a reason that all libraries are commonly linked statically to executable files. If all external libraries were shifted into external DLL files, the world would be different. (Another reason for C++—STL and other template libraries.)

Thus, it is very important to determine origin of a function, if it is from standard library or well-known library (like Boost<sup>1</sup>, libpng<sup>2</sup>), and which one —is related to what we are trying to find in the code.

It is just absurdly to rewrite all code to C/C++ to find what we looking for.

One of the primary reverse engineer's task is to find quickly in the code what is needed.

IDA disassembler allow us search among text strings, byte sequences, constants. It is even possible to export the code into .lst or .asm text file and then use grep, awk, etc.

When you try to understand what a code is doing, this easily could be some open-source library like libpng. So when you see some constants or text strings looks familiar, it is always worth to *google* it. And if you find the opensource project where it is used, then it will be enough just to compare the functions. It may solve some part of problem.

For example, if program use a XML files, the first step may be determining, which XML-library is used for processing, since standard (or well-known) library is usually used instead of self-made one.

For example, once upon a time I tried to understand how SAP 6.0 network packets compression/decompression is working. It is a huge software, but a detailed .PDB with debugging information is present, and that is cozily. I finally came to idea that one of the functions doing decompressing of network packet called CsDecomprLZC(). Immediately I tried to google its name and I quickly found the function named as the same is used in MaxDB (it is open-source SAP project)<sup>3</sup>.

http://www.google.com/search?q=CsDecomprLZC

Astoundingly, MaxDB and SAP 6.0 software shared likewise code for network packets compression/decompression.

## 4.1 Identification of executable files

#### 4.1.1 Microsoft Visual C++

MSVC versions and DLLs which may be imported:

Marketing version	Internal version	CL.EXE version	DLLs may be imported	Release date
6	6.0	12.00	msvcrt.dll, msvcp60.dll	June 1998
.NET (2002)	7.0	13.00	msvcr70.dll, msvcp70.dll	February 13, 2002
.NET 2003	7.1	13.10	msvcr71.dll, msvcp71.dll	April 24, 2003
2005	8.0	14.00	msvcr80.dll, msvcp80.dll	November 7, 2005
2008	9.0	15.00	msvcr90.dll, msvcp90.dll	November 19, 2007
2010	10.0	16.00	msvcr100.dll, msvcp100.dll	April 12, 2010
2012	11.0	17.00	msvcr110.dll, msvcp110.dll	September 12, 2012
2013	12.0	18.00	msvcr120.dll, msvcp120.dll	October 17, 2013

msvcp\*.dll contain C++-related functions, so, if it is imported, this is probably C++ program.

#### Name mangling

Names are usually started with? symbol.

Read more about MSVC name mangling here: 2.1.1.

<sup>1</sup>http://www.boost.org/

<sup>2</sup>http://www.libpng.org/pub/png/libpng.html

<sup>&</sup>lt;sup>3</sup>More about it in relevant section (7.3.1)

#### 4.1.2 GCC

Aside from \*NIX targets, GCC is also present in win32 environment: in form of Cygwin and MinGW.

#### Name mangling

Names are usually started with \_Z symbols.

Read more about GCC name mangling here: 2.1.1.

#### Cygwin

cygwin1.dll is often imported.

#### MinGW

msvcrt.dll may be imported.

#### 4.1.3 Intel FORTRAN

libifcoremd.dll and libifportmd.dll may be imported.

libifcoremd.dll has a lot of functions prefixed with for\_, meaning FORTRAN.

## 4.1.4 Watcom, OpenWatcom

### Name mangling

Names are usually started with W symbol.

For example, that is how method named "method" of the class "class" not having arguments and returning void is encoded to:

```
W?method$_class$n__v
```

#### 4.1.5 Borland

Here is an example of Borland Delphi and C++Builder name mangling:

```
@TApplication@IdleAction$qv
@TApplication@ProcessMDIAccels$qp6tagMSG
@TModule@$bctr$qpcpvt1
@TModule@$bdtr$qv
@TModule@ValidWindow$qp14TWindowsObject
@TrueColorTo8BitN$qpviiiiiit1iiiii
@TrueColorTo16BitN$qpviiiiiit1iiiii
@DIB24BitTo8BitBitmap$qpviiiiiit1iiiii
@TrueBitmap@$bctr$qpcl
@TrueBitmap@$bctr$qpvl
@TrueBitmap@$bctr$qpvl
```

Names are always started with @ symbol, then class name came, method name, and encoded method argument types. These names can be in .exe imports, .dll exports, debug data, etc.

Borland Visual Component Libraries (VCL) are stored in .bpl files instead of .dll ones, for example, vcl50.dll, rtl60.dll. Other DLL might be imported: BORLNDMM.DLL.

### Delphi

Almost all Delphi executables has "Boolean" text string at the very beginning of code segment, along with other type names. This is a very typical beginning of .text segment of a Delphi program, this block came right after win32 PE file header:

```
00000450
          00 00 00 90 58 10 40 00
                                   01
                                      80
                                         53
                                            6d 61 6c 6c 69
                                                             |....X.@...Smalli|
00000460
          6e 74 02 00
                                         00
                                            90
                                   7f 00
                                               70
                                                  10 40 00
                                                             |nt....p.@.|
00000470
          01 07 49 6e 74 65 67 65
                                   72 04 00
                                            00
                                               00 80 ff ff
                                                             |..Integer....|
00000480
          ff 7f 8b c0 88 10 40 00
                                   01 04 42
                                               74 65 01 00
                                                             |.....@...Byte..|
                                            79
00000490
          00 00 00 ff 00 00 00 90
                                   9c 10 40
                                            00
                                               01
                                                  04 57 6f
                                                             |........@...Wo|
000004a0
          72 64 03 00 00 00 00 ff
                                   ff
                                      00
                                         00
                                            90
                                                b0
                                                  10 40 00
                                                             |rd....@.|
000004b0
          01 08 43
                                   61 6c
                                         05
                                               00 00 00 ff
                   61 72 64 69
                               6e
                                            00
                                                             | Cardinal .....
                                                             |.....@...Int64.|
000004c0
          ff ff ff 90
                      c8
                         10 40 00
                                   10 05 49
                                            6e 74 36 34 00
000004d0
          00 00 00 00 00 00 80 ff
                                   ff ff ff ff ff 7f 90
000004e0
          e4 10 40 00
                      04 08 45 78
                                         6e
                                            64 65 64 02 90
                                                             |..@...Extended..|
000004f0
                                   75 62 6c 65 01 8d 40 00
         f4 10 40 00 04 06 44 6f
                                                             |..@...Double..@.|
00000500
         04 11 40 00 04 08 43 75
                                   72 72 65 6e 63 79 04 90
                                                             |..@...Currency..|
00000510
          14 11 40 00 0a 06 73 74
                                   72 69 6e 67 20 11 40 00
                                                             |..0...string .0.|
00000520
          0b 0a 57 69 64 65 53 74
                                   72 69
                                         6e 67 30 11 40 00
                                                             |..WideStringO.@.|
00000530
                                   74 8d 40 00 40 11 40 00
                                                             |..Variant.@.@.@.|
          0c 07 56 61 72 69 61 6e
00000540
          Oc Oa 4f 6c 65 56 61 72
                                   69 61 6e 74 98 11 40 00
                                                             |..OleVariant..O.|
00000550
          00 00 00 00 00 00 00 00
                                   00 00 00 00 00 00 00 00
00000560
          00 00 00 00 00 00 00 00
                                   00 00 00 00 98 11 40 00
                                                             00000570
          04 00 00 00 00 00 00 00
                                   18 4d 40 00 24 4d 40 00
                                                             |..........M@.$M@.|
                                   20 4d 40 00 68 4a 40 00
                                                             | (M@.,M@. M@.hJ@.|
00000580
          28 4d 40 00 2c 4d 40 00
00000590
          84 4a 40
                                   07 54 4f
                                                6a 65 63 74
                                                             |.J@..J@..TObject|
                   00
                      c0 4a 40 00
                                            62
000005a0
          a4 11 40
                   00 07
                         07
                            54 4f
                                   62 6a 65
                                            63
                                               74 98 11 40
                                                             |..@...TObject..@|
          00 00 00 00 00 00 00 06
                                   53 79 73 74 65 6d 00 00
                                                             |.....System..|
000005b0
000005c0
          c4 11 40
                   00 Of Oa 49 49
                                   6e 74 65 72 66 61 63 65
                                                             |..@...IInterface|
000005d0
                   00 01 00 00 00
                                         00
                                            00 00 c0 00 00
                                                             1......
000005e0
          00 00 00 00 46 06 53 79
                                   73 74
                                            6d 03 00 ff ff
                                         65
                                                             |....F.System....|
                                            61 74 63 68 c0
000005f0
         f4 11 40 00 0f 09 49 44
                                      73
                                         70
                                   69
                                                             |...@...IDispatch.|
00000600
          11 40 00 01 00 04 02 00
                                   00 00
                                         00 00 c0 00 00 00
                                                             |.@....|
                                            04 00 ff ff 90
00000610
          00 00 00 46 06 53 79 73
                                   74 65
                                         6d
                                                             |...F.System....|
00000620
          cc 83 44 24 04 f8 e9 51
                                   6c 00 00 83 44 24 04 f8
                                                             |..D$...Q1...D$..|
                                   04 f8 e9 79 6c 00 00 cc
00000630
          e9 6f 6c 00 00 83 44 24
                                                             |.ol...D$...yl...|
                                   00 35 12 40 00 01 00 00
                                                             |.!.0.+.0.5.0....|
00000640
          cc 21 12 40 00 2b 12 40
00000650
          00 00 00 00 00 00 00 00
                                   00 c0 00 00 00 00 00 00
                                                             1 . . . . . . . . . . . . . . . . . .
                                   00 00 00 00 00 8d 40 00
                                                             |FA.@....@.|
00000660
         46 41 12 40 00 08 00 00
00000670
         bc 12 40 00 4d 12 40 00
                                   00 00 00 00 00 00 00 00
                                                             |..@.M.@.....|
00000680
          00 00 00 00 00 00 00 00
                                   00 00 00 00 00 00 00 00
00000690
          bc 12 40 00 0c 00 00 00
                                   4c 11 40
                                            00 18 4d 40 00
                                                             |..@....L.@..M@.|
                                   2c 4d 40
                                            00 20 4d 40 00
                                                             |P~@.\~@.,M@. M@.|
000006a0
          50 7e
               40 00 5c 7e 40 00
000006b0
          6c 7e 40 00 84 4a 40 00
                                   c0 4a 40 00 11 54 49 6e
                                                             |1~0..J0..J0..TIn|
000006c0
          74 65
               72
                      61 63 65
                                   4f 62 6a
                                            65 63 74 8b c0
                                                             |terfacedObject..|
                   66
000006d0
          d4 12 40 00
                      07 11 54 49
                                   6e 74
                                         65
                                            72 66 61 63 65
                                                             |..@...TInterface|
                                   12 40 00 a0 11 40 00
          64 4f 62 6a 65 63 74 bc
000006e0
                                                             |dObject..@...@..|
000006f0
          00 06 53 79 73 74 65 6d
                                   00 00 8b c0 00 13 40 00
                                                             |...System.....@.|
00000700
                                   41 72 72 61 79 04 00 00
                                                             |..TBoundArray...|
          11 0b 54 42 6f 75 6e
00000710
          00 00 00 00 00 03 00 00
                                   00 6c
                                         10 40 00 06 53 79
                                                             |.....1.@..Sy|
00000720
          73 74 65 6d 28 13 40 00
                                   04 09 54 44 61 74 65 54
                                                             |stem(.@...TDateT|
00000730
         69 6d 65 01 ff 25 48 e0
                                   c4 00 8b c0 ff 25 44 e0
                                                             |ime..%H.....%D.|
```

#### 4.1.6 Other known DLLs

• vcomp\*.dll—Microsoft implementation of OpenMP.

# 4.2 Communication with the outer world (win32)

Files and registry access: for the very basic analysis, Process Monitor<sup>4</sup> utility from SysInternals may help. For the basic analysis of network accesses, Wireshark<sup>5</sup> may help.

<sup>4</sup>http://technet.microsoft.com/en-us/sysinternals/bb896645.aspx

<sup>5</sup>http://www.wireshark.org/

But then you will need to look inside anyway.

First what to look on is which functions from OS API<sup>6</sup> and standard libraries are used.

If the program is divided into main executable file and a group of DLL-files, sometimes, these function's names may be helpful.

If we are interesting, what exactly may lead to the MessageBox() call with specific text, first what we can try to do: find this text in data segment, find references to it and find the points from which a control may be passed to the MessageBox() call we're interesting in.

If we are talking about a video game and we're interesting, which events are more or less random in it, we may try to find rand() function or its replacement (like Mersenne twister algorithm) and find a places from which this function called and most important: how the results are used.

But if it is not a game, but rand() is used, it is also interesting, why. There are cases of unexpected rand() usage in data compression algorithm (for encryption imitation): http://blog.yurichev.com/node/44.

#### 4.2.1 Often used functions in Windows API

- Registry access (advapi32.dll): RegEnumKeyEx<sup>7 8</sup>, RegEnumValue<sup>9 8</sup>, RegGetValue<sup>10 8</sup>, RegOpenKeyEx<sup>11 8</sup>, RegQuery-ValueEx<sup>12 8</sup>.
- Access to text .ini-files (kernel32.dll): GetPrivateProfileString <sup>13 8</sup>.
- Dialog boxes (user32.dll): MessageBox 14 8, MessageBoxEx 15 8, SetDlgItemText 16 8, GetDlgItemText 17 8.
- Resources access(5.1.1): (user32.dll): LoadMenu 18 8.
- TCP/IP-network (ws2\_32.dll): WSARecv 19, WSASend 20.
- File access (kernel32.dll): CreateFile <sup>21</sup> <sup>8</sup>, ReadFile <sup>22</sup>, ReadFileEx <sup>23</sup>, WriteFile <sup>24</sup>, WriteFileEx <sup>25</sup>.
- High-level access to the Internet (wininet.dll): WinHttpOpen <sup>26</sup>.
- Check digital signature of a executable file (wintrust.dll): WinVerifyTrust <sup>27</sup>.
- Standard MSVC library (in case of dynamic linking) (msvcr\*.dll): assert, itoa, Itoa, open, printf, read, strcmp, atol, atoi, fopen, fread, fwrite, memcmp, rand, strlen, strstr, strchr.

#### 4.2.2 tracer: Intercepting all functions in specific module

There is INT3-breakpoints in  $tracer^{6.0.5}$ , triggering only once, however, they can be set to all functions in specific DLL.

```
--one-time-INT3-bp:somedll.dll!.*
```

Or, let's set INT3-breakpoints to all functions with xml prefix in name:

26http://msdn.microsoft.com/en-us/library/windows/desktop/aa384098(v=vs.85).aspx

27http://msdn.microsoft.com/library/windows/desktop/aa388208.aspx

```
-one-time-INT3-bp:somedll.dll!xml.*
 <sup>6</sup>Application programming interface
 7http://msdn.microsoft.com/en-us/library/windows/desktop/ms724862(v=vs.85).aspx
 <sup>8</sup>May have -A suffix for ASCII-version and -W for Unicode-version
9http://msdn.microsoft.com/en-us/library/windows/desktop/ms724865(v=vs.85).aspx
10 http://msdn.microsoft.com/en-us/library/windows/desktop/ms724868(v=vs.85).aspx
"http://msdn.microsoft.com/en-us/library/windows/desktop/ms724897(v=vs.85).aspx
12http://msdn.microsoft.com/en-us/library/windows/desktop/ms724911(v=vs.85).aspx
13 http://msdn.microsoft.com/en-us/library/windows/desktop/ms724353(v=vs.85).aspx
14 http://msdn.microsoft.com/en-us/library/ms645505(VS.85).aspx
15http://msdn.microsoft.com/en-us/library/ms645507(v=vs.85).aspx
16http://msdn.microsoft.com/en-us/library/ms645521(v=vs.85).aspx
17 http://msdn.microsoft.com/en-us/library/ms645489(v=vs.85).aspx
18 http://msdn.microsoft.com/en-us/library/ms647990(v=vs.85).aspx
19 http://msdn.microsoft.com/en-us/library/windows/desktop/ms741688(v=vs.85).aspx
20 http://msdn.microsoft.com/en-us/library/windows/desktop/ms742203(v=vs.85).aspx
<sup>21</sup>http://msdn.microsoft.com/en-us/library/windows/desktop/aa363858(v=vs.85).aspx
22 http://msdn.microsoft.com/en-us/library/windows/desktop/aa365467(v=vs.85).aspx
23http://msdn.microsoft.com/en-us/library/windows/desktop/aa365468(v=vs.85).aspx
24http://msdn.microsoft.com/en-us/library/windows/desktop/aa365747(v=vs.85).aspx
^{25} http://msdn.microsoft.com/en-us/library/windows/desktop/aa365748(v=vs.85).aspx
```

On the other side of coin, such breakpoints are triggered only once.

Tracer will show calling of a function, if it happens, but only once. Another drawback —it is not possible to see function's arguments.

Nevertheless, this feature is very useful when you know the program uses a DLL, but do not know which functions in it. And there are a lot of functions.

For example, let's see, what uptime cygwin-utility uses:

```
tracer -l:uptime.exe --one-time-INT3-bp:cygwin1.dll!.*
```

Thus we may see all cygwin1.dll library functions which were called at least once, and where from:

```
One-time INT3 breakpoint: cygwin1.dll!__main (called from uptime.exe!OEP+0x6d (0x40106d))
One-time INT3 breakpoint: cygwin1.dll!_geteuid32 (called from uptime.exe!OEP+0xba3 (0x401ba3))
One-time INT3 breakpoint: cygwin1.dll!_getuid32 (called from uptime.exe!OEP+0xbaa (0x401baa))
One-time INT3 breakpoint: cygwin1.dll!_getegid32 (called from uptime.exe!OEP+0xcb7 (0x401cb7))
One-time INT3 breakpoint: cygwin1.dll!_getgid32 (called from uptime.exe!OEP+0xcbe (0x401cbe))
One-time INT3 breakpoint: cygwin1.dll!sysconf (called from uptime.exe!OEP+0x735 (0x401735))
One-time INT3 breakpoint: cygwin1.dll!setlocale (called from uptime.exe!OEP+0x7b2 (0x4017b2))
One-time INT3 breakpoint: cygwin1.dll!_open64 (called from uptime.exe!OEP+0x994 (0x401994))
One-time INT3 breakpoint: cygwin1.dll!_lseek64 (called from uptime.exe!OEP+0x7ea (0x4017ea))
One-time INT3 breakpoint: cygwin1.dll!read (called from uptime.exe!OEP+0x809 (0x401809))
One-time INT3 breakpoint: cygwin1.dll!sscanf (called from uptime.exe!OEP+0x839 (0x401839))
One-time INT3 breakpoint: cygwin1.dll!uname (called from uptime.exe!OEP+0x139 (0x401139))
One-time INT3 breakpoint: cygwin1.dll!time (called from uptime.exe!OEP+0x22e (0x40122e))
One-time INT3 breakpoint: cygwin1.dll!localtime (called from uptime.exe!OEP+0x236 (0x401236))
One-time INT3 breakpoint: cygwin1.dll!sprintf (called from uptime.exe!OEP+0x25a (0x40125a))
One-time INT3 breakpoint: cygwin1.dll!setutent (called from uptime.exe!OEP+0x3b1 (0x4013b1))
One-time INT3 breakpoint: cygwin1.dll!getutent (called from uptime.exe!OEP+0x3c5 (0x4013c5))
One-time INT3 breakpoint: cygwin1.dll!endutent (called from uptime.exe!OEP+0x3e6 (0x4013e6))
One-time INT3 breakpoint: cygwin1.dll!puts (called from uptime.exe!OEP+0x4c3 (0x4014c3))
```

# 4.3 Strings

Debugging messages are often very helpful if present. In some sense, debugging messages are reporting about what's going on in program right now. Often these are printf()-like functions, which writes to log-files, and sometimes, not writing anything but calls are still present since this build is not a debug build but release one. If local or global variables are dumped in debugging messages, it might be helpful as well since it is possible to get variable names at least. For example, one of such functions in Oracle RDBMS is ksdwrt().

Meaningful text strings are often helpful. IDA disassembler may show from which function and from which point this specific string is used. Funny cases sometimes happen.

Paradoxically, but error messages may help us as well. In Oracle RDBMS, errors are reporting using group of functions. More about it.

It is possible to find very quickly, which functions reporting about errors and in which conditions. By the way, it is often a reason why copy-protection systems has inarticulate cryptic error messages or just error numbers. No one happy when software cracker quickly understand why copy-protection is triggered just by error message.

# 4.4 Calls to assert()

Sometimes assert() macro presence is useful too: commonly this macro leaves source file name, line number and condition in code.

Most useful information is contained in assert-condition, we can deduce variable names, or structure field names from it. Another useful piece of information is file names —we can try to deduce what type of code is here. Also by file names it is possible to recognize a well-known open-source libraries.

Listing 4.1: Example of informative assert() calls

.text:107D4B29	mov	dx, [ecx+42h]		
.text:107D4B2D	cmp	edx, 1		
.text:107D4B30	jz	short loc_107D4B4A		
.text:107D4B32	push	1ECh		

#### 4.5. CONSTANTS

```
.text:107D4B37
                                push
                                        offset aWrite_c ; "write.c"
                                push
                                        offset aTdTd_planarcon; "td->td_planarconfig ==
.text:107D4B3C
   PLANARCONFIG_CON"...
.text:107D4B41
                                call
                                        ds:_assert
.text:107D52CA
                                        edx, [ebp-4]
                                mov
.text:107D52CD
                                and
                                        edx, 3
.text:107D52D0
                                test
                                        edx, edx
                                        short loc_107D52E9
.text:107D52D2
                                jz
.text:107D52D4
                                push
.text:107D52D6
                                push
                                        offset aDumpmode_c ; "dumpmode.c"
.text:107D52DB
                                push
                                        offset aN30
                                                         ; "(n & 3) == 0"
.text:107D52E0
                                        ds: assert
                                call
text:107D6759
                                        cx, [eax+6]
                                mov
.text:107D675D
                                cmp
                                        ecx, OCh
.text:107D6760
                                        short loc_107D677A
                                jle
.text:107D6762
                                        2D8h
                                push
.text:107D6767
                                push
                                        offset aLzw_c ; "lzw.c"
.text:107D676C
                                push
                                        offset aSpLzw_nbitsBit ; "sp->lzw_nbits <= BITS_MAX"
.text:107D6771
                                call
                                        ds:_assert
```

It is advisable to "google" both conditions and file names, that may lead us to open-source library. For example, if to "google" "sp->lzw\_nbits <= BITS\_MAX", this predictably give us some open-source code, something related to LZW-compression.

#### 4.5 Constants

Some algorithms, especially cryptographical, use distinct constants, which is easy to find in code using IDA. For example, MD5<sup>28</sup> algorithm initializes its own internal variables like:

```
var int h0 := 0x67452301
var int h1 := 0xEFCDAB89
var int h2 := 0x98BADCFE
var int h3 := 0x10325476
```

If you find these four constants usage in the code in a row —it is very high probability this function is related to MD5.

Another example is CRC16/CRC32 algorithms, often, calculation algorithms use precomputed tables like:

#### Listing 4.2: linux/lib/crc16.c

See also precomputed table for CRC32: 1.15.4.

#### 4.5.1 Magic numbers

A lot of file formats defining a standard file header where *magic number*<sup>29</sup> is used. For example, all Win32 and MS-DOS executables are started with two characters "MZ"<sup>30</sup>.

```
28http://en.wikipedia.org/wiki/MD5
```

<sup>&</sup>lt;sup>29</sup>http://en.wikipedia.org/wiki/Magic\_number\_(programming)

<sup>30</sup>http://en.wikipedia.org/wiki/DOS\_MZ\_executable

At the MIDI-file beginning "MThd" signature must be present. If we have a program which uses MIDI-files for something, very likely, it must check MIDI-files for validity by checking at least first 4 bytes.

This could be done like:

(buf pointing to the beginning of loaded file into memory)

```
cmp [buf], 0x6468544D ; "MThd"
jnz _error_not_a_MIDI_file
```

...or by calling function for comparing memory blocks memcmp() or any other equivalent code up to a CMPSB (11.5.6) instruction.

When you find such point you already may say where MIDI-file loading is starting, also, we could see a location of MIDI-file contents buffer and what is used from the buffer, and how.

#### **DHCP**

This applies to network protocols as well. For example, DHCP protocol network packets contains so called  $magic\ cookie$ : 0x63538263. Any code generating DHCP protocol packets somewhere and somehow must embed this constant into packet. If we find it in the code we may find where it happen and not only this.  $Something\ received\ DHCP\ packet\ must\ check\ magic\ cookie$ , comparing it with the constant.

For example, let's take dhcpcore.dll file from Windows 7 x64 and search for the constant. And we found it, two times: it seems, the constant is used in two functions eloquently named as DhcpExtractOptionsForValidation() and DhcpExtractFullOpt

#### Listing 4.3: dhcpcore.dll (Windows 7 x64)

```
.rdata:000007FF6483CBE8 dword_7FF6483CBE8 dd 63538263h ; DATA XREF:
DhcpExtractOptionsForValidation+79
.rdata:000007FF6483CBEC dword_7FF6483CBEC dd 63538263h ; DATA XREF:
DhcpExtractFullOptions+97
```

And the places where these constants accessed:

#### Listing 4.4: dhcpcore.dll (Windows 7 x64)

.text:000007FF6480875F	mov	eax, [rsi]
.text:000007FF64808761	cmp	eax, cs:dword_7FF6483CBE8
.text:000007FF64808767	jnz	loc_7FF64817179

And:

#### Listing 4.5: dhcpcore.dll (Windows 7 x64)

	.text:000007FF648082C7	mov	eax, [r12]
İ	.text:000007FF648082CB	cmp	eax, cs:dword_7FF6483CBEC
	.text:000007FF648082D1	jnz	loc_7FF648173AF

#### 4.5.2 Constant searching

It is easy in IDA: Alt-B or Alt-I. And for searching for constant in big pile of files, or for searching it in non-executable files, I wrote small utility *binary grep*<sup>31</sup>.

# 4.6 Finding the right instructions

If the program is utilizing FPU instructions and there are very few of them in a code, one can try to check each one manually by debugger.

For example, we may be interesting, how Microsoft Excel calculating formulae entered by user. For example, division operation.

If to load excel.exe (from Office 2010) version 14.0.4756.1000 into IDA, then make a full listing and to find each FDIV instructions (except ones which use constants as a second operand —obviously, it is not suits us):

<sup>31</sup>https://github.com/yurichev/bgrep

```
cat EXCEL.lst | grep fdiv | grep -v dbl_ > EXCEL.fdiv
```

...then we realizing they are just 144.

We can enter string like =(1/3) in Excel and check each instruction.

Checking each instruction in debugger or *tracer* <sup>6.0.5</sup> (one may check 4 instruction at a time), it seems, we are lucky here and sought-for instruction is just 14th:

```
.text:3011E919 DC 33 fdiv qword ptr [ebx]
```

```
PID=13944|TID=28744|(0) 0x2f64e919 (Excel.exe!BASE+0x11e919)
EAX=0x02088006 EBX=0x02088018 ECX=0x00000001 EDX=0x00000001
ESI=0x02088000 EDI=0x00544804 EBP=0x0274FA3C ESP=0x0274F9F8
EIP=0x2F64E919
FLAGS=PF IF
FPU ControlWord=IC RC=NEAR PC=64bits PM UM OM ZM DM IM
FPU StatusWord=
FPU ST(0): 1.000000
```

ST(0) holding first argument (1) and second one is in [EBX].

Next instruction after FDIV writes result into memory:

```
.text:3011E91B DD 1E fstp qword ptr [esi]
```

If to set breakpoint on it, we may see result:

```
PID=32852|TID=36488|(0) 0x2f40e91b (Excel.exe!BASE+0x11e91b)
EAX=0x00598006 EBX=0x00598018 ECX=0x00000001 EDX=0x000000001
ESI=0x00598000 EDI=0x00294804 EBP=0x026CF93C ESP=0x026CF8F8
EIP=0x2F40E91B
FLAGS=PF IF
FPU ControlWord=IC RC=NEAR PC=64bits PM UM OM ZM DM IM
FPU StatusWord=C1 P
FPU ST(0): 0.333333
```

Also as a practical joke, we can modify it on-fly:

```
tracer -l:excel.exe bpx=excel.exe!BASE+0x11E91B,set(st0,666)
```

```
PID=36540|TID=24056|(0) 0x2f40e91b (Excel.exe!BASE+0x11e91b)
EAX=0x00680006 EBX=0x00680018 ECX=0x00000001 EDX=0x00000001
ESI=0x00680000 EDI=0x00395404 EBP=0x0290FD9C ESP=0x0290FD58
EIP=0x2F40E91B
FLAGS=PF IF
FPU ControlWord=IC RC=NEAR PC=64bits PM UM OM ZM DM IM
FPU StatusWord=C1 P
FPU ST(0): 0.333333
Set ST0 register to 666.0000000
```

Excel showing 666 in the cell what finally convincing us we find the right point.




Figure 4.1: Practical joke worked

If to try the same Excel version, but x64, we will find only 12 FDIV instructions there, and the one we looking for —third.

```
tracer.exe -1:excel.exe bpx=excel.exe!BASE+0x1B7FCC,set(st0,666)
```

It seems, a lot of division operations of *float* and *double* types, compiler replaced by SSE-instructions like DIVSD (DIVSD present here 268 in total).

# 4.7 Suspicious code patterns

#### 4.7.1 XOR instructions

instructions like XOR op, op (for example, XOR EAX, EAX) are usually used for setting register value to zero, but if operands are different, *exclusive or* operation is executed. This operation is rare in common programming, but used often in cryptography, including amateur. Especially suspicious case if the second operand is big number. This may points to encrypting/decrypting, checksum computing, etc.

One exception to this observation worth to note is "canary" (1.14.3) generation and checking is often done using XOR instruction.

This AWK script can be used for processing IDA listing (.lst) files:

```
gawk -e '$2=="xor" { tmp=substr($3, 0, length($3)-1); if (tmp!=$4) if($4!="esp") if ($4!="ebp") {
    print $1, $2, tmp, ",", $4 } }' filename.lst
```

It is also worth to note that such script may also capture incorrectly disassembled code (1.24).

## 4.7.2 Hand-written assembly code

Modern compilers do not emit LOOP and RCL instructions. On the other hand, these instructions are well-known to coders who like to code in straight assembly language. If you spot these, it can be said, with a high probability, this fragment of code is hand-written. Such instructions are marked as (M) in the instructions list in appendix: 11.5.6.

Also function prologue/epilogue is not commonly present in hand-written assembly copy.

Commonly there is no fixed system in passing arguments into functions in the hand-written code.

Example from Windows 2003 kernel (ntoskrnl.exe file):

```
MultiplyTest proc near ; CODE XREF: Get386Stepping xor cx, cx

loc_620555: ; CODE XREF: MultiplyTest+E push cx call Multiply pop cx jb short locret_620563
```

```
loop
                          loc_620555
                 clc
locret_620563:
                                           ; CODE XREF: MultiplyTest+C
                 retn
MultiplyTest
                 endp
Multiply
                                           ; CODE XREF: MultiplyTest+5
                 proc near
                          ecx, 81h
                 mov
                          eax, 417A000h
                 mov
                 mul
                          ecx
                          edx, 2
                 cmp
                 stc
                 jnz
                          short locret_62057F
                          eax, OFE7A000h
                 cmp
                 stc
                 jnz
                          short locret_62057F
                 clc
locret_62057F:
                                           ; CODE XREF: Multiply+10
                                           ; Multiply+18
                 retn
Multiply
                 endp
```

Indeed, if we look into WRK<sup>32</sup> v1.2 source code, this code can be found easily in the file WRK-v1.2\base\ntos\ke\i386\cpu.asm.

# 4.8 Using magic numbers while tracing

Often, main goal is to get to know, how a value was read from file, or received via network, being used. Often, manual tracing of a value is very labouring task. One of the simplest techniques (although not 100% reliable) is to use your own *magic number*.

This resembling X-ray computed tomography is some sense: radiocontrast agent is often injected into patient's blood, which is used for improving visibility of internal structures in X-rays. For example, it is well known how blood of healthy man/woman percolates in kidneys and if agent is in blood, it will be easily seen on tomography, how good and normal blood was percolating, are there any stones or tumors.

We can take a 32-bit number like *0x0badf00d*, or someone's birth date like *0x11101979* and to write this, 4 byte holding number, to some point in file used by the program we investigate.

Then, while tracing this program, with *tracer* <sup>6.0.5</sup> in the *code coverage* mode, and then, with the help of *grep* or just by searching in the text file (of tracing results), we can easily see, where the value was used and how.

Example of *grepable tracer*  $^{6.0.5}$  results in the *cc* mode:

```
      0x150bf66 (_kziaia+0x14), e=
      1 [MOV EBX, [EBP+8]] [EBP+8]=0xf59c934

      0x150bf69 (_kziaia+0x17), e=
      1 [MOV EDX, [69AEB08h]] [69AEB08h]=0

      0x150bf6f (_kziaia+0x1d), e=
      1 [FS: MOV EAX, [2Ch]]

      0x150bf75 (_kziaia+0x23), e=
      1 [MOV ECX, [EAX+EDX*4]] [EAX+EDX*4]=0xf1ac360

      0x150bf78 (_kziaia+0x26), e=
      1 [MOV [EBP-4], ECX] ECX=0xf1ac360
```

This can be used for network packets as well. It is important to be unique for *magic number* and not to be present in the program's code.

Aside of  $tracer^{6.0.5}$ , DosBox (MS-DOS emulator) in heavydebug mode, is able to write information about all register's states for each executed instruction of program to plain text file<sup>33</sup>, so this technique may be useful for DOS programs as well.

# 4.9 Other things

RTTI (2.1.5)-data may be also useful for C++ classes identification.

<sup>32</sup> Windows Research Kernel

 $<sup>^{33}</sup>$ See also my blog post about this DosBox feature: http://blog.yurichev.com/node/55

# 4.10 Old-school techniques, nevertheless, interesting to know

# 4.10.1 Memory "snapshots" comparing

The technique of straightforward two memory snapshots comparing in order to see changes, was often used to hack 8-bit computer games and hacking "high score" files.

For example, if you got a loaded game on 8-bit computer (it is not much memory on these, but game is usually consumes even less memory) and you know that you have now, let's say, 100 bullets, you can do a "snapshot" of all memory and back it up to some place. Then shoot somewhere, bullet count now 99, do second "snapshot" and then compare both: somewhere must be a byte which was 100 in the beginning and now it is 99. Considering a fact these 8-bit games were often written in assembly language and such variables were global, it can be said for sure, which address in memory holding bullets count. If to search all references to the address in disassembled game code, it is not very hard to find a piece of code decrementing bullets count, write NOP instruction there, or couple of NOP-s, we'll have a game with e.g 100 bullets forever. Games on these 8-bit computers was commonly loaded on the same address, also, there were no much different versions of each game (commonly just one version was popular for a long span of time), enthusiastic gamers knew, which byte must be written (using BASIC instruction POKE) to which address in order to hack it. This led to "cheat" lists containing of POKE instructions published in magazines related to 8-bit games. See also: http://en.wikipedia.org/wiki/PEEK\_and\_POKE.

Likewise, it is easy to modify "high score" files, this may work not only with 8-bit games. Let's notice your score count and back the file up somewhere. When "high score" count will be different, just compare two files, it can be even done with DOS-utility FC<sup>34</sup> ("high score" files are often in binary form). There will be a point where couple of bytes will be different and it will be easy to see which ones are holding score number. However, game developers are aware of such tricks and may protect against it.

<sup>&</sup>lt;sup>34</sup>MS-DOS utility for binary files comparing

# **Chapter 5**

# **OS-specific**

#### 5.1 File formats

#### 5.1.1 Win32 PE

PE is a executable file format used in Windows.

The difference between .exe, .dll and .sys is that .exe and .sys usually does not have exports, only imports.

A DLL<sup>1</sup>, just as any other PE-file, has entry point (OEP<sup>2</sup>) (the function DllMain() is located at it) but usually this function does nothing.

.sys is usually device driver.

As of drivers, Windows require the checksum is present in PE-file and must be correct 3.

Starting at Windows Vista, driver PE-files must be also signed by digital signature. It will fail to load without signature.

Any PE-file begins with tiny DOS-program, printing a message like "This program cannot be run in DOS mode." — if to run this program in DOS or Windows 3.1, this message will be printed.

#### **Terminology**

- Module is a separate file, .exe or.dll.
- Process a program loaded into memory and running. Commonly consisting of one .exe-file and bunch of .dll-files.
- Process memory the memory a process works with. Each process has its own. There can usually be loaded modules, memory of the stack, heap(s), etc.
- VA<sup>4</sup> is address which will be used in program.
- Base address is the address within a process memory at which a module will be loaded.
- RVA<sup>5</sup> is a VA-address minus base address. Many addresses in PE-file tables uses exactly RVA-addresses.
- IAT<sup>6</sup> most important table which describes imports<sup>7</sup>.

## **Base address**

The fact is that several module authors may prepare DLL-files for others and there is no possibility to reach agreement, which addresses will be assigned to whose modules.

So that is why if two necessary for process loading DLLs has the same base addresses, one of which will be loaded at this base address, and another —at the other spare space in process memory, and each virtual addresses in the second DLL will be corrected.

Often, linker in MSVC generates an .exe-files with the base address 0x400000, and with the code section started at 0x401000. This mean RVA of code section begin is 0x1000. DLLs are often generated by this linked with the base address 0x100000000.

<sup>&</sup>lt;sup>1</sup>Dynamic-link library

<sup>&</sup>lt;sup>2</sup>Original Entry Point

<sup>&</sup>lt;sup>3</sup>For example, Hiew(6) can calculate it

<sup>&</sup>lt;sup>4</sup>Virtual Address

<sup>&</sup>lt;sup>5</sup>Relative Virtual Address

<sup>&</sup>lt;sup>6</sup>Import Address Table

<sup>7 [21</sup> 

<sup>&</sup>lt;sup>8</sup>This can be changed by /BASE linker option

There is also another reason to load modules at various base addresses, rather at random ones. It is ASLR<sup>9</sup> <sup>10</sup>.

The fact is that a shellcode trying to be executed on a compromised system must call a system functions.

In older OS (in Windows NT line: before Windows Vista), system DLL (like kernel32.dll, user32.dll) were always loaded at the known addresses, and also if to recall that its versions were rarely changed, an addresses of functions were fixed and shellcode can call it directly.

In order to avoid this, ASLR method loads your program and all modules it needs at random base addresses, each time different.

ASLR support is denoted in PE-file by setting the flag IMAGE\_DLL\_CHARACTERISTICS\_DYNAMIC\_BASE [25].

#### Subsystem

There is also subsystem field, usually it is native (.sys-driver), console (console application) or GUI<sup>11</sup> (non-console).

#### **OS version**

A PE-file also has minimal Windows version needed in order to load it. The table of version numbers stored in PE-file and corresponding Windows codenames is here.

For example, MSVC 2005 compiles .exe-files running on Windows NT4 (version 4.00), but MSVC 2008 is not (files generated has version 5.00, at least Windows 2000 is needed to run them).

MSVC 2012 by default generates .exe-files of version 6.00, targeting at least Windows Vista, however, by by changing compiler's options, it is possible to force it to compile for Windows XP.

#### **Sections**

Division by sections, as it seems, are present in all executable file formats.

It is done in order to separate code from data, and data —from constant data.

- There will be flag IMAGE\_SCN\_CNT\_CODE or IMAGE\_SCN\_MEM\_EXECUTE on code section—this is executable code.
- On data section—IMAGE\_SCN\_CNT\_INITIALIZED\_DATA, IMAGE\_SCN\_MEM\_READ and IMAGE\_SCN\_MEM\_WRITE flags.
- On an empty section with uninitialized data—IMAGE\_SCN\_CNT\_UNINITIALIZED\_DATA, IMAGE\_SCN\_MEM\_READ and IMAGE\_SCN\_MEM\_WRITE.
- On a constant data section, in other words, protected from writing, there are may be flags IMAGE\_SCN\_CNT\_INITIALIZED\_DATA and IMAGE\_SCN\_MEM\_READ without IMAGE\_SCN\_MEM\_WRITE. A process will crash if it would try to write to this section.

Each section in PE-file may have a name, however, it is not very important. Often (but not always) code section have the name .text, data section — .data, constant data section — .rdata (readable data). Other popular section names are:

- .idata-imports section
- .edata—exports section
- .pdata—section containing all information about exceptions in Windows NT for MIPS, IA64 and x64: 5.5.3
- .reloc—relocs section
- .bss—uninitialized data (BSS<sup>12</sup>)
- .tls—thread local storage (TLS)
- .rsrc-resources
- .CRT—may present in binary files compiled by very old MSVC versions

<sup>&</sup>lt;sup>9</sup>Address Space Layout Randomization

<sup>10</sup> https://en.wikipedia.org/wiki/Address\_space\_layout\_randomization

<sup>&</sup>lt;sup>11</sup>Graphical user interface

<sup>&</sup>lt;sup>12</sup>Block Started by Symbol

PE-file packers/encryptors are often garble section names or replacing names to their own.

MSVC allows to declare data in arbitrarily named section <sup>13</sup>.

Some compilers and linkers can add a section with debugging symbols and other debugging information (e.g. MinGW). However it is not so in modern versions of MSVC (a separate PDB-files are used there for this purpose).

That is how section described in the file:

```
typedef struct _IMAGE_SECTION_HEADER {
    BYTE    Name[IMAGE_SIZEOF_SHORT_NAME];
    union {
        DWORD PhysicalAddress;
        DWORD VirtualSize;
    } Misc;
    DWORD VirtualAddress;
    DWORD SizeOfRawData;
    DWORD PointerToRawData;
    DWORD PointerToRelocations;
    DWORD PointerToLinenumbers;
    WORD NumberOfRelocations;
    WORD NumberOfLinenumbers;
    DWORD Characteristics;
} IMAGE_SECTION_HEADER, *PIMAGE_SECTION_HEADER;
```

A word about terminology: PointerToRawData it called "Offset" and VirtualAddress is called "RVA" in Hiew.

#### **Relocations (relocs)**

**AKA FIXUP-s.** 

14

This is also present in almost all executable file formats <sup>15</sup>.

Obviously, modules can be loaded on various base addresses, but how to deal with e.g. global variables? They must be accessed by an address. One solution is position-independent code(3.5). But it is not always suitable.

That is why relocations table is present. The addresses of points needs to be corrected in case of loading on another base address are just enumerated in the table.

For example, there is a global variable at the address 0x410000 and this is how it is accessed:

```
A1 00 00 41 00 mov eax,[000410000]
```

Base address of module is 0x400000, RVA of global variable is 0x10000.

If the module is loading on the base address 0x500000, the factual address of the global variable must be 0x510000.

As we can see, address of variable is encoded in the instruction MOV, after the byte OxA1.

That is why address of 4 bytes, after 0xA1, is written into relocs table.

, OS-loader enumerates all addresses in table, finds each 32-bit word the address points on, subtracts real, original base address of it (we getting RVA here), and adds new base address to it.

If module is loading on original base address, nothing happens.

All global variables may be treated like that.

Relocs may have various types, however, in Windows, for x86 processors, the type is usually *IMAGE\_REL\_BASED\_HIGHLOW*.

#### **Exports and imports**

As all we know, any executable program must use OS services and other DLL-libraries somehow.

It can be said, functions from one module (usually DLL) must be connected somehow to a points of their calls in other module (.exe-file or another DLL).

Each DLL has "exports" for this, this is table of functions plus its addresses in a module.

Each .exe-file or DLL has "imports", (IAT) this is a table of functions it needs for execution including list of DLL filenames.

After loading main .exe-file, OS-loader, processes IAT: it loads additional DLL-files, finds function names among DLL exports and writes their addresses down in an IAT of main .exe-module.

As we can notice, during loading, loader must compare a lot of function names, but strings comparison is not a very fast procedure, so, there is a support of "ordinals" or "hints", that is a function numbers stored in the table instead of their names.

<sup>13</sup> http://msdn.microsoft.com/en-us/library/windows/desktop/cc307397.aspx

 $<sup>^{14}</sup> http://msdn.microsoft.com/en-us/library/windows/desktop/ms680341(v=vs.85).aspx$ 

<sup>&</sup>lt;sup>15</sup>Even .exe-files in MS-DOS

That is how they can be located faster in loading DLL. Ordinals are always present in "export" table.

For example, program using MFC<sup>16</sup> library usually loads mfc\*.dll by ordinals, and in such programs there are no MFC function names in IAT.

While loading such program in IDA, it will asks for a path to mfs\*.dll files, in order to determine function names. If not to tell IDA path to this DLL, they will look like *mfc80\_123* instead of function names.

**Imports section** Often a separate section is allocated for IAT table and everything related to it (with name like .idata), however, it is not a strict rule.

Imports is also confusing subject because of terminological mess. Let's try to collect all information in one place.




Figure 5.1: The scheme, uniting all PE-file structures related to imports

Main structure is the array of *IMAGE\_IMPORT\_DESCRIPTOR*. Each element for each DLL being imported. Each element holds RVA-address of text string (DLL name) (*Name*).

*OriginalFirstThink* is a RVA-address of array of RVA-addresses, each of which points to the text string with function name. Each string is prefixed by 16-bit integer ("hint")—"ordinal" of function.

<sup>&</sup>lt;sup>16</sup>Microsoft Foundation Classes

While loading, if it is possible to find function by ordinal, then strings comparison will not occur. Array is terminated by zero. There is also a pointer with the name *FirstThunk*, it is just RVA-address of the place where loader will write addresses of functions resolved.

The points where loader writes addresses, IDA marks like: \_\_imp\_CreateFileA, etc.

There are at least two ways to use addresses written by loader.

• The code will have instructions like *call* \_\_imp\_CreateFileA, and since the field with the address of function imported is a global variable in some sense, the address of *call* instruction (plus 1 or 2) will be added to relocs table, for the case if module will be loaded on different base address.

But, obviously, this may enlarge relocs table significantly. Because there are might be a lot of calls to imported functions in the module. Furthermore, large relocs table slowing down the process of module loading.

• For each imported function, there is only one jump allocated, using JMP instruction plus reloc to this instruction. Such points are also called "thunks". All calls to the imported functions are just CALL instructions to the corresponding "thunk". In this case, additional relocs are not necessary because these CALL-s has relative addresses, they are not to be corrected.

Both of these methods can be combined. Apparently, linker creates individual "thunk" if there are too many calls to the functions, but by default it is not to be created.

By the way, an array of function addresses to which FirstThunk is pointing is not necessary to be located in IAT section. For example, I once wrote the PE\_add\_import<sup>17</sup> utility for adding import to an existing .exe-file. At the place of the function you want to substitute by call to another DLL, the following code my utility writes:

```
MOV EAX, [yourdll.dll!function]
JMP EAX
```

FirstThunk points to the first instruction. In other words, while loading yourdll.dll, loader writes address of the *function* function right in the code.

It also worth noting a code section is usually write-protected, so my utility adds *IMAGE\_SCN\_MEM\_WRITE* flag for code section. Otherwise, the program will crash while loading with the error code 5 (access denied).

One might ask: what if I supply a program with the DLL files set which are not supposed to change, is it possible to speed up loading process?

Yes, it is possible to write addresses of the functions to be imported into FirstThunk arrays in advance. The *Timestamp* field is present in the *IMAGE\_IMPORT\_DESCRIPTOR* structure. If a value is present there, then loader compare this value with date-time of the DLL file. If the values are equal to each other, then the loader is not do anything, and loading process will be faster. This is what called "old-style binding" <sup>18</sup>. There is the BIND.EXE utility in Windows SDK for this. For speeding up of loading of your program, Matt Pietrek in [21], offers to do binding shortly after your program installation on the computer of the end user.

PE-files packers/encryptors may also compress/encrypt IAT. In this case, Windows loader, of course, will not load all necessary DLLs. Therefore, packer/encryptor do this on its own, with the help of *LoadLibrary()* and *GetProcAddress()* functions.

In the standard DLLs from Windows installation, often, IAT is located right in the beginning of PE-file. Supposedly, it is done for optimization. While loading, .exe file is not loaded into memory as a whole (recall huge install programs which are started suspiciously fast), it is "mapped", and loaded into memory by parts as they are accessed. Probably, Microsoft developers decided it will be faster.

#### Resources

Resources in a PE-file is just a set of icons, pictures, text strings, dialog descriptions. Perhaps, they were separated from the main code, so all these things could be multilingual, and it would be simpler to pick text or picture for the language that is currently set in OS.

As a side effect, they can be edited easily and saved back to the executable file, even, if one does not have special knowledge, e.g. using ResHack editor(5.1.1).

<sup>17</sup>http://yurichev.com/PE\_add\_import.html

<sup>18</sup> http://blogs.msdn.com/b/oldnewthing/archive/2010/03/18/9980802.aspx. There is also "new-style binding", I will write about it in future

#### .NET

.NET programs are compiled not into machine code but into special bytecode. Strictly speaking, there is bytecode instead of usual x86-code in the .exe-file, however, entry point (OEP) is pointing to the tiny fragment of x86-code:

```
jmp mscoree.dll!_CorExeMain
```

.NET-loader is located in mscoree.dll, it will process the PE-file. It was so in pre-Windows XP OS. Starting from XP, OS-loader able to detect the .NET-file and run it without execution of that JMP instruction <sup>19</sup>.

#### **TLS**

This section holds initialized data for TLS(3.6) (if needed). When new thread starting, its TLS-data is initialized by the data from this section.

Aside from that, PE-file specification also provides initialization of TLS-section, so called, TLS callbacks. If they are present, they will be called before control passing to the main entry point (OEP). This is used widely in the PE-file packers/encryptors.

#### **Tools**

- objdump (from cygwin) for dumping all PE-file structures.
- Hiew(6) as editor.
- pefile Python-library for PE-file processing <sup>20</sup>.
- ResHack AKA Resource Hacker resources editor <sup>21</sup>.

#### **Further reading**

• Daniel Pistelli — The .NET File Format 22

# 5.2 CRT (win32)

Does program execution starts right at the main() function? No, it is not. If to open any executable file in IDA or HIEW, we will see OEP pointing to another code. This is a code doing some maintenance and preparations before passing control flow to our code. It is called startup-code or CRT-code (C RunTime).

main() fucntion takes an array of arguments passed in the command line, and also environment variables. But in fact, a generic string is passed to the program, CRT-code will find spaces in it and cut by parts. CRT-code is also prepares environment variables array envp. As of GUI win32 applications, WinMain is used instead of main(), having their own arguments:

```
int CALLBACK WinMain(
   _In_ HINSTANCE hInstance,
   _In_ HINSTANCE hPrevInstance,
   _In_ LPSTR lpCmdLine,
   _In_ int nCmdShow
);
```

CRT-code prepares them as well.

Also, the number returned by main() function is an exit code. It may be passed in CRT to the ExitProcess() function, taking exit code as argument.

Usually, each compiler has its own CRT-code.

Here is a typical CRT-code for MSVC 2008.

```
19http://msdn.microsoft.com/en-us/library/xh0859k0(v=vs.110).aspx
20https://code.google.com/p/pefile/
21http://www.angusj.com/resourcehacker/
22http://www.codeproject.com/Articles/12585/The-NET-File-Format
```

```
___tmainCRTStartup proc near
var_24
                = dword ptr -24h
                = dword ptr -20h
var_20
var_1C
                = dword ptr -1Ch
                = CPPEH_RECORD ptr -18h
ms_exc
                        14h
                push
                push
                        offset stru_4092D0
                call
                        __SEH_prolog4
                mov
                        eax, 5A4Dh
                        ds:400000h, ax
                cmp
                        short loc_401096
                jnz
                        eax, ds:40003Ch
                mov
                        dword ptr [eax+400000h], 4550h
                cmp
                        short loc_401096
                jnz
                mov
                        ecx, 10Bh
                        [eax+400018h], cx
                cmp
                        short loc_401096
                jnz
                        dword ptr [eax+400074h], 0Eh
                cmp
                jbe
                        short loc_401096
                xor
                        ecx, ecx
                        [eax+4000E8h], ecx
                cmp
                setnz
                        cl
                mov
                        [ebp+var_1C], ecx
                        short loc_40109A
                jmp
loc_401096:
                                         ; CODE XREF: ___tmainCRTStartup+18
                                         ; ___tmainCRTStartup+29 ...
                        [ebp+var_1C], 0
                and
loc_40109A:
                                         ; CODE XREF: ___tmainCRTStartup+50
                push
                call
                        __heap_init
                        ecx
                pop
                test
                        eax, eax
                        short loc_4010AE
                jnz
                push
                        _fast_error_exit
                call
                pop
loc_4010AE:
                                         ; CODE XREF: ___tmainCRTStartup+60
                call
                        __mtinit
                test
                        eax, eax
                jnz
                        short loc_4010BF
                push
                        10h
                call
                        _fast_error_exit
                pop
                                         ; CODE XREF: ___tmainCRTStartup+71
loc_4010BF:
                        sub_401F2B
                call
                and
                        [ebp+ms_exc.disabled], 0
                        __ioinit
                call
                test
                        eax, eax
                        short loc_4010D9
                jge
                push
                call
                        __amsg_exit
```

```
pop
loc_4010D9:
                                       ; CODE XREF: ___tmainCRTStartup+8B
               call
                       ds:GetCommandLineA
               mov
                       dword_40B7F8, eax
                       ___crtGetEnvironmentStringsA
               call
               mov
                       dword_40AC60, eax
               call
                       __setargv
               test
                       eax, eax
                       short loc_4010FF
               jge
               push
               call
                       __amsg_exit
               pop
                       ecx
loc_4010FF:
                                       ; CODE XREF: ___tmainCRTStartup+B1
               call
                        __setenvp
               test
                       eax, eax
                       short loc_401110
               jge
               push
               call
                       __amsg_exit
               pop
                       ecx
loc_401110:
                                       ; CODE XREF: ___tmainCRTStartup+C2
               push
                       1
               call
                       __cinit
                       ecx
               pop
                       eax, eax
               test
               jz
                       short loc_401123
               push
               call
                       __amsg_exit
               pop
                       ecx
loc_401123:
                                       ; CODE XREF: ___tmainCRTStartup+D6
                       eax, envp
               mov
                       dword_40AC80, eax
               mov
               push
                                       ; envp
               push
                       argv
                                      ; argv
               push
                       argc
                                      ; argc
               call
                       _main
               add
                       esp, OCh
                       [ebp+var_20], eax
               mov
                       [ebp+var_1C], 0
               cmp
                       short $LN28
               jnz
                       eax
                                       ; uExitCode
               push
               call
                       $LN32
$LN28:
                                       ; CODE XREF: ___tmainCRTStartup+105
               call
                        __cexit
                       short loc_401186
               jmp
                        ______
$LN27:
                                       ; DATA XREF: .rdata:stru_4092D0
                       eax, [ebp+ms_exc.exc_ptr]; Exception filter 0 for function 401044
               mov
                       ecx, [eax]
               mov
               mov
                       ecx, [ecx]
               mov
                       [ebp+var_24], ecx
                       eax
               push
               push
                       ecx
               call
                       __XcptFilter
               pop
                       ecx
                       ecx
               pop
```

```
$LN24:
                retn
$LN14:
                                          ; DATA XREF: .rdata:stru_4092D0
                         esp, [ebp+ms_exc.old_esp]; Exception handler 0 for function 401044
                mov
                         eax, [ebp+var_24]
                mov
                         [ebp+var_20], eax
                mov
                         [ebp+var_1C], 0
                cmp
                        short $LN29
                jnz
                push
                        eax
                                         ; int
                call
                         __exit
$LN29:
                                          ; CODE XREF: ___tmainCRTStartup+135
                call
                         __c_exit
loc_401186:
                                          ; CODE XREF: ___tmainCRTStartup+112
                         [ebp+ms_exc.disabled], OFFFFFFEh
                mov
                mov
                         eax, [ebp+var_20]
                call
                         __SEH_epilog4
                retn
```

Here we may see calls to GetCommandLineA(), then to setargv() and setenvp(), which are, apparently, fills global variables argc, argv, envp.

Finally, main() is called with these arguments.

There are also calls to the functions having self-describing names like heap\_init(), ioinit().

Heap is indeed initialized in CRT: if you will try to use malloc(), the program exiting abnormally with the error:

```
runtime error R6030
- CRT not initialized
```

Global objects initializations in C++ is also occurred in the CRT before main(): 2.4.1.

A variable main() returns is passed to cexit(), or to \$LN32, which in turn calling doexit().

Is it possible to get rid of CRT? Yes, if you know what you do.

MSVC linker has /ENTRY option for setting entry point.

Let's compile it in MSVC 2008.

```
cl no_crt.c user32.lib /link /entry:main
```

We will get a runnable .exe with size 2560 bytes, there are PE-header inside, instructions calling MessageBox, two strings in the data segment, MessageBox function imported from user32.dll and nothing else.

This works, but you will not be able to write WinMain with its 4 arguments instead of main(). To be correct, you will be able to write so, but arguments will not be prepared at the moment of execution.

By the way, it is possible to make .exe even shorter by doing PE<sup>23</sup>-section aligning less than default 4096 bytes.

```
cl no_crt.c user32.lib /link /entry:main /align:16
```

Linker will say:

```
LINK : warning LNK4108: /ALIGN specified without /DRIVER; image may not run
```

We getting .exe of 720 bytes size. It running in Windows 7 x86, but not in x64 (the error message will be showed when trying to execute). By applying even more efforts, it is possible to make executable even shorter, but as you can see, compatibility problems may arise quickly.

<sup>&</sup>lt;sup>23</sup>Portable Executable: 5.1.1

# 5.3 System calls (syscall-s)

As we know, all running processes inside OS are divided into two categories: those having all access to the hardware ("kernel space") and those have not ("user space").

There are OS kernel and usually drivers in the first category.

All applications are usually in the second category.

This separation is crucial for OS safety: it is very important not to give to any process possibility to screw up something in other processes or even in OS kernel. On the other hand, failing driver or error inside OS kernel usually lead to kernel panic or BSOD<sup>24</sup>.

x86-processor protection allows to separate everything into 4 levels of protection (rings), but both in Linux and in Windows only two are used: ring0 ("kernel space") and ring3 ("user space").

System calls (syscall-s) is a point where these two areas are connected. It can be said, this is the most principal API providing to application software.

Usage of syscalls is very popular among shellcode and computer viruses authors, because it is hard to determine the addresses of needed functions in the system libraries, while it is easier to use syscalls, however, much more code should be written due to lower level of abstraction of the API. It is also worth noting that the numbers of syscalls e.g. in Windows, may be different from version to version.

#### 5.3.1 Linux

In Linux, syscall is usually called via int 0x80. Call number is passed in the EAX register, and any other parameters —in the other registers.

Listing 5.1: Simple example of two syscalls usage

```
section .text
global _start
_start:
        mov
                 edx, len ; buf len
                 ecx, msg; buf
        mov
                         ; file descriptor. stdout is 1
        mov
        mov
                 eax.4
                         ; syscall number. sys_write is 4
                 08x0
        int
        mov
                 eax,1
                         ; syscall number. sys_exit is 4
                 0x80
        int
section .data
msg
            'Hello, world!',0xa
        db
len
        equ $ - msg
```

#### Compilation:

```
nasm -f elf32 1.s
ld 1.o
```

The full list of syscalls in Linux: http://syscalls.kernelgrok.com/. For system calls intercepting and tracing in Linux, strace(6.0.6) can be used.

#### 5.3.2 Windows

They are called by int 0x2e or using special x86 instruction SYSENTER.

The full list of syscalls in Windows: http://j00ru.vexillium.org/ntapi/. Further reading:

"Windows Syscall Shellcode" by Piotr Bania.

<sup>&</sup>lt;sup>24</sup>Black Screen of Death

#### 5.4 Windows NT: Critical section

Critical sections in any OS are very important in multithreaded environment, mostly used for issuing a guarantee that only one thread will access some data, while blocking other threads and interrupts.

That is how CRITICAL\_SECTION structure is declared in Windows NT line OS:

Listing 5.2: (Windows Research Kernel v1.2) public/sdk/inc/nturtl.h

That's is how EnterCriticalSection() function works:

Listing 5.3: Windows 2008/ntdll.dll/x86 (begin)

```
_RtlEnterCriticalSection@4
                = dword ptr -0Ch
var_C
var_8
                = dword ptr -8
var_4
                = dword ptr -4
                = dword ptr 8
arg_0
                mov
                         edi, edi
                         ebp
                push
                mov
                         ebp, esp
                         esp, OCh
                sub
                         esi
                push
                push
                         edi
                         edi, [ebp+arg_0]
                mov
                lea
                         esi, [edi+4]; LockCount
                         eax, esi
                lock btr dword ptr [eax], 0
                jnb
                        wait; jump if CF=0
loc_7DE922DD:
                         eax, large fs:18h
                mov
                         ecx, [eax+24h]
                mov
                         [edi+0Ch], ecx
                mov
                         dword ptr [edi+8], 1
                mov
                         edi
                pop
                         eax, eax
                         esi
                pop
                         esp, ebp
                mov
                         ebp
                pop
                retn
                         4
... skipped
```

The most important instruction in this code fragment is BTR (prefixed with LOCK): the zeroth bit is stored in CF flag and cleared in memory. This is atomic operation, blocking all other CPUs to access this piece of memory (take a notice of LOCK

prefix before BTR instruction). If the bit at LockCount was 1, fine, reset it and return from the function: we are in critical section. If not —critical section is already occupied by other thread, then wait.

Wait is done there using WaitForSingleObject().

And here is how LeaveCriticalSection() function works:

Listing 5.4: Windows 2008/ntdll.dll/x86 (begin)

```
_RtlLeaveCriticalSection@4 proc near
                 = dword ptr 8
arg_0
                 mov
                         edi, edi
                 push
                         ebp
                         ebp, esp
                 mov
                         esi
                 push
                 mov
                         esi, [ebp+arg_0]
                         dword ptr [esi+8], OFFFFFFFFh; RecursionCount
                 add
                         short loc_7DE922B2
                 jnz
                         ebx
                 push
                         edi
                 push
                 lea
                         edi, [esi+4]
                                           ; LockCount
                 mov
                         dword ptr [esi+0Ch], 0
                 mov
                         ebx, 1
                         eax, edi
                 mov
                 lock xadd [eax], ebx
                 inc
                         ebx
                         ebx, OFFFFFFFh
                 cmp
                 jnz
                         loc_7DEA8EB7
loc_7DE922B0:
                         edi
                 pop
                 pop
                         ebx
loc_7DE922B2:
                 xor
                         eax, eax
                 pop
                         esi
                         ebp
                 pop
                 retn
                         4
... skipped
```

XADD is "exchange and add". In this case, it summing LockCount value and 1 and stores result in EBX register, and at the same time 1 goes to LockCount. This operation is atomic since it is prefixed by LOCK as well, meaning that all other CPUs or CPU cores in system are blocked from accessing this point of memory.

LOCK prefix is very important: two threads, each of which working on separate CPUs or CPU cores may try to enter critical section and to modify the value in memory simultaneously, this will result in unpredictable behaviour.

#### 5.5 Windows SEH

#### 5.5.1 Let's forget about MSVC

In Windows, SEH is intended for exceptions handling, nevertheless, it is language-agnostic, it is not connected to the C++ or OOP in any way. Here we will take a look on SEH in isolated (from C++ and MSVC extensions) form.

Each running process has a chain of SEH-handlers, TIB has address of the last handler. When exception occurred (division by zero, incorrect address access, user exception triggered by calling to RaiseException() function), OS will find the last handler in TIB, and will call it with passing all information about CPU state (register values, etc) at the moment of exception. Exception handler will consider exception, was it made for it? If so, it will handle exception. If no, it will signal to OS that it cannot handle it and OS will call next handler in chain, until a handler which is able to handle the exception will be found.

At the very end of the chain, there a standard handler, showing well-known dialog box, informing a process crash, some technical information about CPU state at the crash, and offering to collect all information and send it to developers in Microsoft.




Figure 5.2: Windows XP




Figure 5.3: Windows XP




Figure 5.4: Windows 7




Figure 5.5: Windows 8.1

This handler was also called Dr. Watson earlier <sup>25</sup>.

By the way, some developers made their own handler, sending information about program crash to themselves. It is registered with the help of SetUnhandledExceptionFilter() and will be called if OS do not have any other way to handle exception. Other example is Oracle RDBMS it saves huge dumps containing all possible information about CPU and memory state.

Let's write our own primitive exception handler <sup>26</sup>:

<sup>25</sup>https://en.wikipedia.org/wiki/Dr.\_Watson\_(debugger)

<sup>&</sup>lt;sup>26</sup>The example is based on the example from [20]

It is compiled with the SAFESEH option: cl seh1.cpp /link /safeseh:no More about SAFESEH


```
unsigned i;
        printf ("%s\n", __FUNCTION__);
        printf ("ExceptionRecord->ExceptionCode=0x%p\n", ExceptionRecord->ExceptionCode);
        printf ("ExceptionRecord->ExceptionFlags=0x%p\n", ExceptionRecord->ExceptionFlags);
        printf ("ExceptionRecord->ExceptionAddress=0x%p\n", ExceptionRecord->ExceptionAddress);
        if (ExceptionRecord->ExceptionCode==0xE1223344)
        {
                printf ("That's for us\n");
                // yes, we "handled" the exception
                return ExceptionContinueExecution;
        else if (ExceptionRecord->ExceptionCode==EXCEPTION_ACCESS_VIOLATION)
                printf ("ContextRecord->Eax=0x%08X\n", ContextRecord->Eax);
                // will it be possible to 'fix' it?
                printf ("Trying to fix wrong pointer address\n");
                ContextRecord->Eax=(DWORD)&new_value;
                // yes, we "handled" the exception
                return ExceptionContinueExecution;
        }
        else
        {
                printf ("We do not handle this\n");
                // someone else's problem
                return ExceptionContinueSearch;
        };
}
int main()
{
        DWORD handler = (DWORD)except_handler; // take a pointer to our handler
        // install exception handler
        __asm
        {
                                         // make EXCEPTION_REGISTRATION record:
                                        // address of handler function
                push
                        handler
                                        // address of previous handler
                push
                        FS:[0]
                mov
                        FS:[0],ESP
                                        // add new EXECEPTION_REGISTRATION
        }
        RaiseException (0xE1223344, 0, 0, NULL);
        // now do something very bad
        int* ptr=NULL;
        int val=0;
        val=*ptr;
        printf ("val=%d\n", val);
        // deinstall exception handler
        __asm
                                         // remove our EXECEPTION_REGISTRATION record
                                        // get pointer to previous record
                mov
                        eax,[ESP]
                mov
                        FS:[0], EAX
                                        // install previous record
                add
                        esp, 8
                                        // clean our EXECEPTION_REGISTRATION off stack
        }
        return 0;
```

FS: segment register is pointing to the TIB in win32. The very first element in TIB is a pointer to the last handler in chain. We saving it in the stack and store an address of our handler there. The structure is named \_EXCEPTION\_REGISTRATION, it is a simplest singly-linked list and its elements are stored right in the stack.

Listing 5.5: MSVC/VC/crt/src/exsup.inc

```
\_EXCEPTION\_REGISTRATION struc
prev dd ?
handler dd ?
\_EXCEPTION\_REGISTRATION ends
```

So each "handler" field points to handler and an each "prev" field points to previous record in the stack. The last record has 0xFFFFFFFF (-1) in "prev" field.



When our handler is installed, let's call RaiseException() <sup>27</sup>. This is user exception. Handler will check the code. If the code is 0xE1223344, it will return ExceptionContinueExecution, which means that handler fixes CPU state (it is usually EIP/ESP) and the OS can resume thread execution. If to alter the code slightly so the handler will return ExceptionContinueSearch, then OS will call other handlers, and very unlikely the one who can handle it will be founded, since no one have information about it (rather about its code). You will see the standard Windows dialog about process crash.

What is the difference between system exceptions and user? Here is a system ones:

<sup>27</sup>http://msdn.microsoft.com/en-us/library/windows/desktop/ms680552(v=vs.85).aspx

as defined in WinBase.h	as defined in ntstatus.h	numerical value
EXCEPTION_ACCESS_VIOLATION	STATUS_ACCESS_VIOLATION	0xC0000005
EXCEPTION_DATATYPE_MISALIGNMENT	STATUS_DATATYPE_MISALIGNMENT	0x80000002
EXCEPTION_BREAKPOINT	STATUS_BREAKPOINT	0x80000003
EXCEPTION_SINGLE_STEP	STATUS_SINGLE_STEP	0x80000004
EXCEPTION_ARRAY_BOUNDS_EXCEEDED	STATUS_ARRAY_BOUNDS_EXCEEDED	0xC000008C
EXCEPTION_FLT_DENORMAL_OPERAND	STATUS_FLOAT_DENORMAL_OPERAND	0xC000008D
EXCEPTION_FLT_DIVIDE_BY_ZERO	STATUS_FLOAT_DIVIDE_BY_ZERO	0xC000008E
EXCEPTION_FLT_INEXACT_RESULT	STATUS_FLOAT_INEXACT_RESULT	0xC000008F
EXCEPTION_FLT_INVALID_OPERATION	STATUS_FLOAT_INVALID_OPERATION	0xC0000090
EXCEPTION_FLT_OVERFLOW	STATUS_FLOAT_OVERFLOW	0xC0000091
EXCEPTION_FLT_STACK_CHECK	STATUS_FLOAT_STACK_CHECK	0xC0000092
EXCEPTION_FLT_UNDERFLOW	STATUS_FLOAT_UNDERFLOW	0xC0000093
EXCEPTION_INT_DIVIDE_BY_ZERO	STATUS_INTEGER_DIVIDE_BY_ZERO	0xC0000094
EXCEPTION_INT_OVERFLOW	STATUS_INTEGER_OVERFLOW	0xC0000095
EXCEPTION_PRIV_INSTRUCTION	STATUS_PRIVILEGED_INSTRUCTION	0xC0000096
EXCEPTION_IN_PAGE_ERROR	STATUS_IN_PAGE_ERROR	0xC0000006
EXCEPTION_ILLEGAL_INSTRUCTION	STATUS_ILLEGAL_INSTRUCTION	0xC000001D
EXCEPTION_NONCONTINUABLE_EXCEPTION	STATUS_NONCONTINUABLE_EXCEPTION	0xC0000025
EXCEPTION_STACK_OVERFLOW	STATUS_STACK_OVERFLOW	0xC00000FD
EXCEPTION_INVALID_DISPOSITION	STATUS_INVALID_DISPOSITION	0xC0000026
EXCEPTION_GUARD_PAGE	STATUS_GUARD_PAGE_VIOLATION	0x80000001
EXCEPTION_INVALID_HANDLE	STATUS_INVALID_HANDLE	0xC0000008
EXCEPTION_POSSIBLE_DEADLOCK	STATUS_POSSIBLE_DEADLOCK	0xC0000194
CONTROL_C_EXIT	STATUS_CONTROL_C_EXIT	0xC000013A

That is how code is defined:

31 29	28 27	16 15		0
SU	0	Facility code	Error code	

S is a basic status code: 11—error; 10—warning; 01—informational; 00—success. U—whether the code is user code.

That is why I chose 0xE1223344— 0xE (1110b) mean this is 1) user exception; 2) error. But to be honest, this example works finely without these high bits.

Then we try to read a value from memory at the 0th address. Of course, there are nothing at this address in win32, so exception is raised. However, the very first handler will be called — yours, it will be notified first, checking the code on equality to the EXCEPTION\_ACCESS\_VIOLATION constant.

The code reading from memory at 0th address is looks like:

Listing 5.6: MSVC 2010

```
xor eax, eax
mov eax, DWORD PTR [eax]; exception will occur here
push eax
push OFFSET msg
call _printf
add esp, 8
...
```

Will it be possible to fix error "on fly" and to continue program execution? Yes, our exception handler can fix EAX value and now let OS will execute this instruction once again. So that is what we do. printf() will print 1234, because, after execution of our handler, EAX will not be 0, it will contain address of global variable new\_value. Execution will be resumed.

That is what is going on: memory manager in CPU signaling about error, the CPU suspends the thread, it finds exception handler in the Windows kernel, latter, in turn, is starting to call all handlers in SEH chain, one by one.

I use MSVC 2010 now, but of course, there are no any guarantee that EAX will be used for pointer.

This address replacement trick is looks showingly, and I offer it here for SEH internals illustration. Nevertheless, I cannot recall where it is used for "on-fly" error fixing in practice.

Why SEH-related records are stored right in the stack instead of some other place? Supposedly because then OS will not need to care about freeing this information, these records will be disposed when function finishing its execution. But I'm not 100%-sure and can be wrong. This is somewhat like alloca(): (1.2.2).

### 5.5.2 Now let's get back to MSVC

Supposedly, Microsoft programmers need exceptions in C, but not in C++, so they added a non-standard C extension to  $MSVC^{28}$ . It is not related to C++ PL exceptions.

```
__try
{
    ...
}
__except(filter code)
{
    handler code
}
```

"Finally" block may be instead of handler code:

The filter code is an expression, telling whether this handler code is coressponding to the exception raised. If your code is too big and cannot be fitted into one expression, a separate filter function can be defined.

There are a lot of such constructs in the Windows kernel. Here is couple of examples from there (WRK):

Listing 5.7: WRK-v1.2/base/ntos/ob/obwait.c

Listing 5.8: WRK-v1.2/base/ntos/cache/cachesub.c

Here is also filter code example:

<sup>28</sup>http://msdn.microsoft.com/en-us/library/swezty51.aspx

Listing 5.9: WRK-v1.2/base/ntos/cache/copysup.c


```
LONG
CcCopyReadExceptionFilter(
    IN PEXCEPTION_POINTERS ExceptionPointer,
    IN PNTSTATUS ExceptionCode
/*++
Routine Description:
    This routine serves as a exception filter and has the special job of
    extracting the "real" I/O error when Mm raises STATUS_IN_PAGE_ERROR
    beneath us.
Arguments:
    ExceptionPointer - A pointer to the exception record that contains
                       the real Io Status.
    ExceptionCode - A pointer to an NTSTATUS that is to receive the real
                    status.
Return Value:
    EXCEPTION_EXECUTE_HANDLER
_-*/
    *ExceptionCode = ExceptionPointer->ExceptionRecord->ExceptionCode;
    if ( (*ExceptionCode == STATUS_IN_PAGE_ERROR) &&
         (ExceptionPointer->ExceptionRecord->NumberParameters >= 3) ) {
        *ExceptionCode = (NTSTATUS) ExceptionPointer->ExceptionRecord->ExceptionInformation[2];
    }
    ASSERT( !NT_SUCCESS(*ExceptionCode) );
    return EXCEPTION_EXECUTE_HANDLER;
}
```

Internally, SEH is an extension of OS-supported exceptions. But the handler function is <code>\_except\_handler3</code> (for SEH3) or <code>\_except\_handler4</code> (for SEH4). The code of this handler is MSVC-related, it is located in its libraries, or in msvcr\*.dll. It is very important to know that SEH is MSVC-specific thing. Other compilers may offer something completely different.

#### SEH3

SEH3 has \_except\_handler3 as handler functions, and extends \_EXCEPTION\_REGISTRATION table, adding a pointer to the scope table and previous try level variable. SEH4 extends scope table by 4 values for buffer overflow protection.

Scope table is a table consisting of pointers to the filter and handler codes, for each level of try/except nestedness.



Again, it is very important to understand that OS take care only of *prev/handle* fields, and nothing more. It is job of \_except\_handler3 function to read other fields, read *scope table*, and decide, which handler to execute and when.

The source code of <code>\_except\_handler3</code> function is closed. However, Sanos OS, which have win32 compatibility layer, has the same functions redeveloped, which are somewhat equivalent to those in Windows <sup>29</sup>. Another reimplementations are present in Wine<sup>30</sup> and ReactOS<sup>31</sup>.

If the *filter* pointer is zero, *handler* pointer is the pointer to a *finally* code.

During execution, *previous try level* value in the stack is changing, so the \_except\_handler3 will know about current state of nestedness, in order to know which *scope table* entry to use.

## SEH3: one try/except block example

```
#include <stdio.h>
#include <windows.h>
#include <excpt.h>

int main()
{
    int* p = NULL;
```

<sup>29</sup> https://code.google.com/p/sanos/source/browse/src/win32/msvcrt/except.c

<sup>30</sup> https://github.com/mirrors/wine/blob/master/dlls/msvcrt/except\_i386.c

<sup>31</sup> http://doxygen.reactos.org/d4/df2/lib\_2sdk\_2crt\_2except\_2except\_8c\_source.html

#### Listing 5.10: MSVC 2003

```
$SG74605 DB
                'hello #1!', OaH, OOH
        ORG $+1
$SG74606 DB
                'hello #2!', OaH, OOH
        ORG $+1
$SG74608 DB
                'access violation, can''t recover', OaH, OOH
_DATA
        ENDS
; scope table
CONST
        SEGMENT
$T74622 DD
                OfffffffH ; previous try level
        DD
                FLAT: $L74617 ; filter
                FLAT: $L74618; handler
CONST
       ENDS
_TEXT
      SEGMENT
T74621 = -32
               ; size = 4
_{p} = -28
                 ; size = 4
_{-}$SEHRec$ = -24 ; size = 24
_main
       PROC NEAR
        push
                ebp
        mov
                ebp, esp
                -1
                                                 ; previous try level
        push
                                                 ; scope table
        push
                OFFSET FLAT:$T74622
                                                 ; handler
                OFFSET FLAT:__except_handler3
        push
                eax, DWORD PTR fs:__except_list
        push
                                                 ; prev
                DWORD PTR fs:__except_list, esp
        mov
                esp, -16
        add
        push
                ebx
                     ; saved 3 registers
                     ; saved 3 registers
        push
                esi
                     ; saved 3 registers
        push
                edi
                DWORD PTR __$SEHRec$[ebp], esp
        mov
                DWORD PTR _p$[ebp], 0
                DWORD PTR __$SEHRec$[ebp+20], 0 ; previous try level
        mov
                OFFSET FLAT: $SG74605; 'hello #1!'
        push
        call
                _printf
        add
                esp, 4
                eax, DWORD PTR _p$[ebp]
        mov
                DWORD PTR [eax], 13
        mov
                OFFSET FLAT: $SG74606; 'hello #2!'
        push
        call
                _printf
        add
                esp, 4
                DWORD PTR __$SEHRec$[ebp+20], -1 ; previous try level
        mov
                SHORT $L74616
        jmp
```

```
; filter code
$L74617:
$L74627:
                 ecx, DWORD PTR __$SEHRec$[ebp+4]
        mov
                 edx, DWORD PTR [ecx]
        mov
                 eax, DWORD PTR [edx]
        mov
                 DWORD PTR $T74621[ebp], eax
        mov
                 eax, DWORD PTR $T74621[ebp]
        mov
                 eax, -1073741819; c0000005H
        sub
                 eax
        neg
        sbb
                 eax, eax
                 eax
$L74619:
$L74626:
        ret
                 0
         ; handler code
$L74618:
                 esp, DWORD PTR __$SEHRec$[ebp]
        mov
                 OFFSET FLAT: $SG74608; 'access violation, can''t recover'
        push
        call
                 _printf
        add
                 esp, 4
        mov
                 DWORD PTR __$SEHRec$[ebp+20], -1; setting previous try level back to -1
$L74616:
        xor
                 ecx, DWORD PTR __$SEHRec$[ebp+8]
        mov
        mov
                 DWORD PTR fs:__except_list, ecx
                 edi
        pop
                 esi
        pop
                 ebx
        pop
        mov
                 esp, ebp
        pop
                 ebp
        ret
                 0
_{\mathtt{main}}
        ENDP
TEXT
        ENDS
END
```

Here we see how SEH frame is being constructed in the stack. Scope table is located in the CONST segment—indeed, these fields will not be changed. An interesting thing is how previous try level variable is changed. Initial value is 0xfffffffff(-1). The moment when body of try statement is opened is marked as an instruction writing 0 to the variable. The moment when body of try statement is closed, -1 is returned back to it. We also see addresses of filter and handler code. Thus we can easily see the structure of try/except constructs in the function.

Since the SEH setup code in the function prologue may be shared between many of functions, sometimes compiler inserts a call to SEH\_prolog() function in the prologue, which do that. SEH cleanup code may be in the SEH\_epilog() function.

Let's try to run this example in tracer 6.0.5:

```
tracer.exe -1:2.exe --dump-seh
```

#### Listing 5.11: tracer.exe output

```
EXCEPTION_ACCESS_VIOLATION at 2.exe!main+0x44 (0x401054) ExceptionInformation[0]=1
EAX=0x000000000 EBX=0x7efde000 ECX=0x0040cbc8 EDX=0x00008e3c8
ESI=0x00001db1 EDI=0x000000000 EBP=0x0018feac ESP=0x0018fe80
EIP=0x00401054
FLAGS=AF IF RF
* SEH frame at 0x18fe9c prev=0x18ff78 handler=0x401204 (2.exe!_except_handler3)
SEH3 frame. previous trylevel=0
```

We that SEH chain consisting of 4 handlers.

First two are located in out example. Two? But we made only one? Yes, another one is setting up in CRT function \_mainCRTStartup(), and as it seems, it handles at least FPU exceptions. Its source code can found in MSVS installation: crt/src/winxfltr.c.

Third is SEH4 frame in ntdll.dll, and the fourth handler is not MSVC-related located in ntdll.dll, and it has self-describing function name.

As you can see, there are 3 types of handlers in one chain: one is not related to MSVC at all (the last one) and two MSVC-related: SEH3 and SEH4.

#### SEH3: two try/except blocks example

```
#include <stdio.h>
#include <windows.h>
#include <excpt.h>
int filter_user_exceptions (unsigned int code, struct _EXCEPTION_POINTERS *ep)
        printf("in filter. code=0x%08X\n", code);
        if (code == 0x112233)
        {
                printf("yes, that is our exception\n");
                return EXCEPTION_EXECUTE_HANDLER;
        }
        else
        {
                printf("not our exception\n");
                return EXCEPTION_CONTINUE_SEARCH;
        };
}
int main()
        int* p = NULL;
        __try
                __try
{
                        printf ("hello!\n");
                        RaiseException (0x112233, 0, 0, NULL);
                        printf ("0x112233 raised. now let's crash\n");
                        *p = 13;
                                    // causes an access violation exception;
                __except(GetExceptionCode()==EXCEPTION_ACCESS_VIOLATION ?
                                EXCEPTION_EXECUTE_HANDLER : EXCEPTION_CONTINUE_SEARCH)
                {
                        printf("access violation, can't recover\n");
```

Now there are two try blocks. So the *scope table* now have two entries, each entry for each block. *Previous try level* is changing as execution flow entering or exiting try block.

#### Listing 5.12: MSVC 2003

```
$SG74606 DB
                'in filter. code=0x%08X', OaH, OOH
$SG74608 DB
                'yes, that is our exception', OaH, OOH
$SG74610 DB
                'not our exception', OaH, OOH
$SG74617 DB
                'hello!', OaH, OOH
$SG74619 DB
                '0x112233 raised. now let''s crash', OaH, OOH
$SG74621 DB
                 'access violation, can''t recover', OaH, OOH
$SG74623 DB
                 'user exception caught', OaH, OOH
_{code} = 8
                ; size = 4
_{ep} = 12
                ; size = 4
_filter_user_exceptions PROC NEAR
        push
                ebp
        mov
                ebp, esp
                eax, DWORD PTR _code$[ebp]
        mov
        push
        push
                OFFSET FLAT: $SG74606; 'in filter. code=0x%08X'
                _printf
        call
        add
                esp, 8
        cmp
                DWORD PTR _code$[ebp], 1122867; 00112233H
                SHORT $L74607
        ine
                OFFSET FLAT: $SG74608; 'yes, that is our exception'
        push
        call
                _printf
        add
                esp, 4
                eax, 1
        mov
                SHORT $L74605
        jmp
$L74607:
                OFFSET FLAT: $SG74610; 'not our exception'
        push
                _printf
        call
                esp, 4
        add
        xor
                eax, eax
$L74605:
                ebp
        pop
                0
        ret
_filter_user_exceptions ENDP
; scope table
CONST
        SEGMENT
                             ; previous try level for outer block
$T74644 DD
                OfffffffH
        DD
                FLAT: $L74634; outer block filter
        DD
                FLAT: $L74635; outer block handler
        DD
                              ; previous try level for inner block
        DD
                FLAT: $L74638; inner block filter
                FLAT: $L74639; inner block handler
        DD
CONST
        ENDS
```

```
$T74643 = -36
                        ; size = 4
T74642 = -32
                        ; size = 4
_{p} = -28
                        ; size = 4
_{\text{\_}$SEHRec}$ = -24
                         ; size = 24
        PROC NEAR
_{\mathtt{main}}
        push
                ebp
        mov
                 ebp, esp
                -1
                                                          ; previous try level
        push
                OFFSET FLAT:$T74644
        push
        push
                OFFSET FLAT: __except_handler3
        mov
                eax, DWORD PTR fs:__except_list
        push
        mov
                DWORD PTR fs:__except_list, esp
        add
                esp, -20
                ebx
        push
        push
                esi
                edi
        push
                DWORD PTR __$SEHRec$[ebp], esp
        mov
                DWORD PTR _p$[ebp], 0
        mov
                DWORD PTR __$SEHRec$[ebp+20], 0
        mov
                                                          ; outer try block entered. set previous
    try level to 0
        mov
                DWORD PTR __$SEHRec$[ebp+20], 1
                                                          ; inner try block entered. set previous
    try level to 1
                OFFSET FLAT: $SG74617; 'hello!'
        call
                _printf
        add
                esp, 4
        push
                0
        push
                0
        push
                1122867 ; 00112233H
        push
                DWORD PTR __imp__RaiseException@16
        call
                OFFSET FLAT: $SG74619; '0x112233 raised. now let''s crash'
        push
        call
                _printf
        add
                esp, 4
                eax, DWORD PTR _p$[ebp]
        mov
        mov
                DWORD PTR [eax], 13
                DWORD PTR __$SEHRec$[ebp+20], 0
        mov
                                                          ; inner try block exited. set previous
   try level back to 0
        jmp
                SHORT $L74615
        ; inner block filter
$L74638:
$L74650:
                ecx, DWORD PTR __$SEHRec$[ebp+4]
        mov
                edx, DWORD PTR [ecx]
        mov
                eax, DWORD PTR [edx]
        mov
                DWORD PTR $T74643[ebp], eax
        mov
                eax, DWORD PTR $T74643[ebp]
        mov
                eax, -1073741819; c0000005H
        sub
        neg
        sbb
                eax, eax
                eax
        inc
$1.74640:
$L74648:
        ; inner block handler
$L74639:
                esp, DWORD PTR __$SEHRec$[ebp]
        mov
```

```
OFFSET FLAT: $SG74621; 'access violation, can''t recover'
        call
                 _printf
        add
                esp, 4
                DWORD PTR __$SEHRec$[ebp+20], 0; inner try block exited. set previous try level
        mov
    back to 0
$L74615:
                DWORD PTR __$SEHRec$[ebp+20], -1; outer try block exited, set previous try level
        mov
     back to -1
                SHORT $L74633
        jmp
        ; outer block filter
$L74634:
$L74651:
                ecx, DWORD PTR __$SEHRec$[ebp+4]
        mov
                edx, DWORD PTR [ecx]
        mov
        mov
                eax, DWORD PTR [edx]
                DWORD PTR $T74642[ebp], eax
        mov
                ecx, DWORD PTR __$SEHRec$[ebp+4]
        mov
        push
                edx, DWORD PTR $T74642[ebp]
        mov
        push
                edx
        call
                _filter_user_exceptions
        add
                esp, 8
$L74636:
$L74649:
        ret.
                0
        ; outer block handler
$L74635:
                esp, DWORD PTR __$SEHRec$[ebp]
        mov
                OFFSET FLAT: $SG74623; 'user exception caught'
        push
        call
                _printf
        add
                esp, 4
                DWORD PTR __$SEHRec$[ebp+20], -1; both try blocks exited. set previous try level
        mov
     back to -1
$L74633:
        xor
                eax, eax
                ecx, DWORD PTR __$SEHRec$[ebp+8]
        mov
                DWORD PTR fs:__except_list, ecx
        mov
        pop
        pop
                esi
                ebx
        pop
                esp, ebp
        mov
                ebp
        pop
                0
        ret
        ENDP
main
```

If to set a breakpoint on printf() function which is called from the handler, we may also see how yet another SEH handler is added. Perhaps, yet another machinery inside of SEH handling process. Here we also see our *scope table* consisting of 2 entries.

```
tracer.exe -1:3.exe bpx=3.exe!printf --dump-seh
```

Listing 5.13: tracer.exe output


```
(0) 3.exe!printf
EAX=0x0000001b EBX=0x000000000 ECX=0x0040cc58 EDX=0x00008e3c8
ESI=0x000000000 EDI=0x000000000 EBP=0x0018f840 ESP=0x0018f838
EIP=0x004011b6
```

```
FLAGS=PF ZF IF
* SEH frame at 0x18f88c prev=0x18fe9c handler=0x771db4ad (ntdll.dll!ExecuteHandler2@20+0x3a)
* SEH frame at 0x18fe9c prev=0x18ff78 handler=0x4012e0 (3.exe!_except_handler3)
SEH3 frame. previous trylevel=1
scopetable entry[0]. previous try level=-1, filter=0x401120 (3.exe!main+0xb0) handler=0x40113b
    (3.exe!main+0xcb)
scopetable entry[1]. previous try level=0, filter=0x4010e8 (3.exe!main+0x78) handler=0x401100 (3.
    exe!main+0x90)
* SEH frame at 0x18ff78 prev=0x18ffc4 handler=0x4012e0 (3.exe!_except_handler3)
SEH3 frame. previous trylevel=0
scopetable entry[0]. previous try level=-1, filter=0x40160d (3.exe!mainCRTStartup+0x18d) handler
    =0x401621 (3.exe!mainCRTStartup+0x1a1)
* SEH frame at 0x18ffc4 prev=0x18ffe4 handler=0x771f71f5 (ntdll.dll!__except_handler4)
SEH4 frame. previous trylevel=0
SEH4 header:
                GSCookieOffset=0xfffffffe GSCookieXOROffset=0x0
                EHCookieOffset=0xffffffcc EHCookieXOROffset=0x0
scopetable entry[0]. previous try level=-2, filter=0x771f74d0 (ntdll.dll!___safe_se_handler_table
    +0x20) handler=0x771f90eb (ntdll.dll!_TppTerminateProcess@4+0x43)
* SEH frame at 0x18ffe4 prev=0xffffffff handler=0x77247428 (ntdll.dll!_FinalExceptionHandler@16)
```

#### SEH4

During buffer overflow (1.14.2) attack, address of the *scope table* can be rewritten, so starting at MSVC 2005, SEH3 was upgraded to SEH4 in order to have buffer overflow protection. The pointer to *scope table* is now xored with security cookie. *Scope table* extended to have a header, consisting of two pointers to *security cookies*. Each element have an offset inside of stack of another value: this is address of stack frame (EBP) xored with security\_cookie as well, placed in the stack. This value will be read during exception handling and checked, if it is correct. *Security cookie* in the stack is random each time, so remote attacker, hopefully, will not be able to predict it.

Initial previous try level is -2 in SEH4 instead of -1.



Here is both examples compiled in MSVC 2012 with SEH4:

Listing 5.14: MSVC 2012: one try block example

```
'hello #1!', OaH, OOH
$SG85485 DB
$SG85486 DB
               'hello #2!', OaH, OOH
$SG85488 DB
               'access violation, can''t recover', OaH, OOH
; scope table
xdata$x SEGMENT
__sehtable$_main DD OfffffffeH ; GS Cookie Offset
               00H ; GS Cookie XOR Offset
       DD
       DD
               OffffffccH ; EH Cookie Offset
               ООН
                              ; EH Cookie XOR Offset
       DD
               OfffffffeH ; previous try level
       DD
       DD
               FLAT: $LN12@main; filter
```

```
FLAT: $LN8@main ; handler
        DD
xdata$x ENDS
T2 = -36
                        ; size = 4
_{p} = -32
                       ; size = 4
                       ; size = 4
tv68 = -28
_{\tt _{\tt SEHRec\$}} = -24
                      ; size = 24
_main PROC
        push
                ebp
        mov
                ebp, esp
                -2
        push
                OFFSET __sehtable$_main
        push
                OFFSET __except_handler4
        push
        mov
                eax, DWORD PTR fs:0
                eax
        push
        add
                esp, -20
        push
                ebx
        push
                esi
        push
                edi
                eax, DWORD PTR ___security_cookie
        mov
                DWORD PTR __$SEHRec$[ebp+16], eax; xored pointer to scope table
        xor
        xor
                eax, ebp
                                                   ; ebp ^ security_cookie
        push
                eax
        lea
                eax, DWORD PTR __$SEHRec$[ebp+8] ; pointer to VC_EXCEPTION_REGISTRATION_RECORD
                DWORD PTR fs:0, eax
        mov
                DWORD PTR __$SEHRec$[ebp], esp
        mov
                DWORD PTR _p$[ebp], 0
        mov
                DWORD PTR __$SEHRec$[ebp+20], 0 ; previous try level
        mov
        push
                OFFSET $SG85485
                                                   ; 'hello #1!'
                _printf
        call
        add
                esp, 4
        mov
                eax, DWORD PTR _p$[ebp]
        mov
                DWORD PTR [eax], 13
                OFFSET $SG85486
                                                   ; 'hello #2!'
        push
                _printf
        call
        add
                esp, 4
                DWORD PTR __$SEHRec$[ebp+20], -2 ; previous try level
        mov
                SHORT $LN6@main
        jmp
        ; filter
$LN7@main:
$LN12@main:
                ecx, DWORD PTR __$SEHRec$[ebp+4]
        mov
        mov
                edx, DWORD PTR [ecx]
                eax, DWORD PTR [edx]
        mov
                DWORD PTR $T2[ebp], eax
        mov
                DWORD PTR $T2[ebp], -1073741819; c0000005H
        cmp
                SHORT $LN4@main
        jne
                DWORD PTR tv68[ebp], 1
        mov
                SHORT $LN5@main
        jmp
$LN4@main:
              DWORD PTR tv68[ebp], 0
        mov
$LN5@main:
                eax, DWORD PTR tv68[ebp]
$LN9@main:
$LN11@main:
                0
        ret
        ; handler
```

```
$LN8@main:
                esp, DWORD PTR __$SEHRec$[ebp]
        mov
                OFFSET $SG85488
                                                      ; 'access violation, can''t recover'
        push
        call
                _printf
        add
                esp, 4
        mov
                DWORD PTR __$SEHRec$[ebp+20], -2
                                                    ; previous try level
$LN6@main:
        xor
                eax, eax
                ecx, DWORD PTR __$SEHRec$[ebp+8]
                DWORD PTR fs:0, ecx
        mov
        pop
        pop
                edi
        pop
                esi
                ebx
        pop
        mov
                esp, ebp
                ebp
        pop
                0
        ret
main
        ENDP
```

#### Listing 5.15: MSVC 2012: two try blocks example

```
$SG85486 DB
                'in filter. code=0x%08X', OaH, OOH
$SG85488 DB
                'yes, that is our exception', OaH, OOH
$SG85490 DB
                'not our exception', OaH, OOH
$SG85497 DB
                'hello!', OaH, OOH
$SG85499 DB
                '0x112233 raised. now let''s crash', OaH, OOH
$SG85501 DB
                'access violation, can't recover', OaH, OOH
$SG85503 DB
                'user exception caught', OaH, OOH
xdata$x SEGMENT
__sehtable$_main DD OfffffffeH
                                  ; GS Cookie Offset
                                   ; GS Cookie XOR Offset
        DD
                OOH
                                   ; EH Cookie Offset
        ממ
                Offffffc8H
        DD
                OOH
                                   ; EH Cookie Offset
        DD
                OfffffffeH
                                   ; previous try level for outer block
        DD
                FLAT: $LN19@main
                                   ; outer block filter
        DD
                FLAT: $LN9@main
                                   ; outer block handler
        DD
                                   ; previous try level for inner block
        DD
                FLAT: $LN18@main ; inner block filter
        DD
                FLAT: $LN13@main ; inner block handler
xdata$x ENDS
T2 = -40
                       ; size = 4
                        ; size = 4
T3 = -36
_{p} = -32
                        ; size = 4
                       ; size = 4
tv72 = -28
_{\$}SEHRec\$ = -24
                       ; size = 24
_main PROC
        push
                ebp
        mov
                ebp, esp
                -2
                                                         ; initial previous try level
        push
                OFFSET __sehtable$_main
        push
                OFFSET __except_handler4
        push
                eax, DWORD PTR fs:0
        mov
        push
                eax
                                                         ; prev
                esp, -24
        add
        push
                ebx
                esi
        push
        push
                edi
                eax, DWORD PTR ___security_cookie
        mov
                DWORD PTR \_$SEHRec$[ebp+16], eax ; xored pointer to scope table
        xor
```

```
; ebp ^ security_cookie
                eax, ebp
        push
                eax
                eax, DWORD PTR __$SEHRec$[ebp+8]
        lea
                                                         ; pointer to
   VC_EXCEPTION_REGISTRATION_RECORD
                DWORD PTR fs:0, eax
                DWORD PTR __$SEHRec$[ebp], esp
        mov
                DWORD PTR _p$[ebp], 0
        mov
                DWORD PTR __$SEHRec$[ebp+20], 0
                                                        ; entering outer try block, setting
        mov
   previous try level=0
               DWORD PTR __$SEHRec$[ebp+20], 1
                                                        ; entering inner try block, setting
        mov
   previous try level=1
                OFFSET $SG85497
                                                         ; 'hello!'
        push
        call
                _printf
        add
                esp, 4
        push
                0
                0
        push
                0
        push
        push
               1122867
                                                         ; 00112233H
                DWORD PTR __imp__RaiseException@16
        call
                OFFSET $SG85499
                                                         ; '0x112233 raised. now let''s crash'
        push
        call
                _printf
        add
                esp, 4
                eax, DWORD PTR _p$[ebp]
        mov
                DWORD PTR [eax], 13
                DWORD PTR __$SEHRec$[ebp+20], 0
        mov
                                                        ; exiting inner try block, set previous
   try level back to 0
                SHORT $LN2@main
        jmp
        ; inner block filter
$LN12@main:
$LN18@main:
        mov
                ecx, DWORD PTR __$SEHRec$[ebp+4]
                edx, DWORD PTR [ecx]
        mov
                eax, DWORD PTR [edx]
        mov
        mov
                DWORD PTR $T3[ebp], eax
                DWORD PTR $T3[ebp], -1073741819; c0000005H
        cmp
                SHORT $LN5@main
        jne
        mov
                DWORD PTR tv72[ebp], 1
                SHORT $LN6@main
        jmp
$LN5@main:
                DWORD PTR tv72[ebp], 0
        mov
$LN6@main:
                eax, DWORD PTR tv72[ebp]
        mov
$LN14@main:
$LN16@main:
        ; inner block handler
$LN13@main:
                esp, DWORD PTR __$SEHRec$[ebp]
        mov
                OFFSET $SG85501
                                                         ; 'access violation, can't recover'
        push
                _printf
        call
        add
        mov
                DWORD PTR __$SEHRec$[ebp+20], 0
                                                         ; exiting inner try block, setting
   previous try level back to 0
$LN2@main:
                DWORD PTR __$SEHRec$[ebp+20], -2
                                                        ; exiting both blocks, setting previous
   try level back to -2
             SHORT $LN7@main
        jmp
```

```
; outer block filter
$LN8@main:
$LN19@main:
                ecx, DWORD PTR __$SEHRec$[ebp+4]
        mov
                edx, DWORD PTR [ecx]
        mov
                eax, DWORD PTR [edx]
        mov
                DWORD PTR $T2[ebp], eax
                ecx, DWORD PTR __$SEHRec$[ebp+4]
        mov
        push
                ecx
                edx, DWORD PTR $T2[ebp]
        mov
        push
                edx
        call
                _filter_user_exceptions
        add
                esp, 8
$LN10@main:
$LN17@main:
        ret
        ; outer block handler
$LN9@main:
                esp, DWORD PTR __$SEHRec$[ebp]
                OFFSET $SG85503
                                                          ; 'user exception caught'
        call
                _printf
        add
                esp, 4
                DWORD PTR __$SEHRec$[ebp+20], -2
                                                         ; exiting both blocks, setting previous
        mov
   try level back to -2
$LN7@main:
        xor
                eax, eax
                ecx, DWORD PTR __$SEHRec$[ebp+8]
        mov
                DWORD PTR fs:0, ecx
        mov
                ecx
        pop
                edi
        pop
        pop
                esi
                ebx
        pop
                esp, ebp
        mov
        pop
                ebp
        ret
                0
_main
        ENDP
_code$ = 8
                ; size = 4
_ep$ = 12
                ; size = 4
_filter_user_exceptions PROC
        push
                ebp
                ebp, esp
        mov
                eax, DWORD PTR _code$[ebp]
        mov
        push
                OFFSET $SG85486
                                                          ; 'in filter. code=0x%08X'
        push
        call
                _printf
        add
                esp, 8
                DWORD PTR _code$[ebp], 1122867
                                                         ; 00112233H
        cmp
                SHORT $LN2@filter_use
        jne
                OFFSET $SG85488
        push
                                                         ; 'yes, that is our exception'
        call
                _printf
        add
                esp, 4
                eax, 1
        mov
                SHORT $LN3@filter_use
        jmp
                SHORT $LN3@filter_use
        jmp
$LN2@filter_use:
        push OFFSET $SG85490
                                                         ; 'not our exception'
```

```
call _printf
add esp, 4
xor eax, eax
$LN3@filter_use:
pop ebp
ret 0
_filter_user_exceptions ENDP
```

Here is a meaning of cookies: Cookie Offset is a difference between address of saved EBP value in stack and the  $EBP \oplus security\_cookie$  value in the stack. Cookie XOR Offset is additional difference between  $EBP \oplus security\_cookie$  value and what is stored in the stack. If this equation is not true, a process will be stopped due to stack corruption:

```
security\_cookie \oplus (CookieXOROffset + addressofsavedEBP) == stack[addressofsavedEBP + CookieOffset]
```

If Cookie Offset is -2, it is not present.

Cookies checking is also implemented in my tracer <sup>6.0.5</sup>, see https://github.com/dennis714/tracer/blob/master/SEH.c for details.

It is still possible to fall back to SEH3 in the compilers after (and including) MSVC 2005 by setting /GS- option, however, CRT code will use SEH4 anyway.

#### 5.5.3 Windows x64

As you might think, it is not very fast thing to set up SEH frame at each function prologue. Another performance problem is to change *previous try level* value many times while function execution. So things are changed completely in x64: now all pointers to try blocks, filter and handler functions are stored in another PE-segment .pdata, that is where OS exception handler takes all the information.

These are two examples from the previous section compiled for x64:

#### Listing 5.16: MSVC 2012

```
$SG86276 DB
                 'hello #1!', OaH, OOH
                 'hello #2!', OaH, OOH
$SG86277 DB
$SG86279 DB
                 'access violation, can''t recover', OaH, OOH
pdata
        SEGMENT
$pdata$main DD
                 imagerel $LN9
        DD
                 imagerel $LN9+61
        DD
                 imagerel $unwind$main
pdata
        ENDS
pdata
        SEGMENT
$pdata$main$filt$0 DD imagerel main$filt$0
        DD
                 imagerel main$filt$0+32
                 imagerel $unwind$main$filt$0
        DD
pdata
        ENDS
xdata
        SEGMENT
$unwind$main DD 020609H
        DD
                 030023206H
                 imagerel __C_specific_handler
        ממ
        ממ
                 01H
        DD
                 imagerel $LN9+8
        DD
                 imagerel $LN9+40
                 imagerel main$filt$0
        DD
                 imagerel $LN9+40
        DD
$unwind$main$filt$0 DD 020601H
                 050023206H
        DD
xdata
        ENDS
_{
m TEXT}
        SEGMENT
main
        PROC
$LN9:
        push
                 rbx
        sub
                 rsp, 32
```

```
xor
                rcx, OFFSET FLAT: $SG86276; 'hello #1!'
        lea
                printf
        call
                DWORD PTR [rbx], 13
        mov
        lea
                rcx, OFFSET FLAT: $SG86277; 'hello #2!'
                printf
        call
                SHORT $LN8@main
        jmp
$LN6@main:
                rcx, OFFSET FLAT: $SG86279; 'access violation, can''t recover'
        call
                printf
                1
        npad
$LN8@main:
                eax, eax
        add
                rsp, 32
                rbx
        pop
        ret
main
        ENDP
_{
m TEXT}
        ENDS
text$x SEGMENT
main$filt$0 PROC
                rbp
        push
        sub
                rsp, 32
                rbp, rdx
$LN5@main$filt$:
                rax, QWORD PTR [rcx]
        mov
                ecx, ecx
        xor
                DWORD PTR [rax], -1073741819; c0000005H
        cmp
        sete
        mov
                eax, ecx
$LN7@main$filt$:
        add
                rsp, 32
                rbp
        pop
        ret
                0
        int
main$filt$0 ENDP
text$x ENDS
```

### Listing 5.17: MSVC 2012

```
$SG86277 DB
                'in filter. code=0x%08X', 0aH, 00H
$SG86279 DB
                'yes, that is our exception', OaH, OOH
$SG86281 DB
                'not our exception', OaH, OOH
$SG86288 DB
                'hello!', OaH, OOH
                '0x112233 raised. now let''s crash', OaH, OOH
$SG86290 DB
$SG86292 DB
                'access violation, can''t recover', OaH, OOH
$SG86294 DB
                'user exception caught', OaH, OOH
pdata
        SEGMENT
$pdata$filter_user_exceptions DD imagerel $LN6
        DD
                imagerel $LN6+73
        DD
                imagerel $unwind$filter_user_exceptions
$pdata$main DD imagerel $LN14
                imagerel $LN14+95
        DD
                imagerel $unwind$main
pdata
        ENDS
        SEGMENT
$pdata$main$filt$0 DD imagerel main$filt$0
        DD
                imagerel main$filt$0+32
        DD
                imagerel $unwind$main$filt$0
$pdata$main$filt$1 DD imagerel main$filt$1
```

```
DD
                imagerel main$filt$1+30
        DD
                imagerel $unwind$main$filt$1
pdata
        ENDS
xdata
        SEGMENT
$unwind$filter_user_exceptions DD 020601H
        DD
                030023206H
$unwind$main DD 020609H
        DD
                030023206H
        DD
                imagerel __C_specific_handler
        DD
                02H
        DD
                imagerel $LN14+8
        DD
                imagerel $LN14+59
        DD
                imagerel main$filt$0
        DD
                imagerel $LN14+59
        DD
                imagerel $LN14+8
        DD
                imagerel $LN14+74
        DD
                imagerel main$filt$1
        DD
                imagerel $LN14+74
$unwind$main$filt$0 DD 020601H
        DD
                050023206H
$unwind$main$filt$1 DD 020601H
        DD
                050023206H
xdata
        ENDS
_{
m TEXT}
        SEGMENT
        PROC
main
$LN14:
        push
                rbx
        sub
                rsp, 32
        xor
                ebx, ebx
                rcx, OFFSET FLAT: $SG86288; 'hello!'
        call
                printf
                r9d, r9d
        xor
                r8d, r8d
        xor
        xor
                edx, edx
                ecx, 1122867; 00112233H
        mov
        call
                QWORD PTR __imp_RaiseException
                rcx, OFFSET FLAT: $SG86290 ; '0x112233 raised. now let''s crash'
        lea
        call
                printf
                DWORD PTR [rbx], 13
        mov
                SHORT $LN13@main
        jmp
$LN11@main:
                rcx, OFFSET FLAT: $SG86292; 'access violation, can''t recover'
                printf
        call
        npad
$LN13@main:
                SHORT $LN9@main
        qmj
$LN7@main:
        lea
              rcx, OFFSET FLAT: $SG86294; 'user exception caught'
        call
                printf
        npad
                1
$LN9@main:
        xor
                eax, eax
        add
                rsp, 32
        pop
                rbx
                0
        ret
main
        ENDP
text$x SEGMENT
main$filt$0 PROC
```

```
push
        sub
                rsp, 32
        mov
                rbp, rdx
$LN10@main$filt$:
        mov
                rax, QWORD PTR [rcx]
        xor
                ecx, ecx
                DWORD PTR [rax], -1073741819; c0000005H
        cmp
                cl
        sete
        mov
                eax, ecx
$LN12@main$filt$:
                rsp, 32
        add
        pop
                rbp
        ret
        int
main$filt$0 ENDP
main$filt$1 PROC
        push
                rbp
                rsp, 32
        sub
        mov
                rbp, rdx
$LN6@main$filt$:
        mov
                rax, QWORD PTR [rcx]
                rdx, rcx
        mov
                ecx, DWORD PTR [rax]
                filter_user_exceptions
        call
        npad
$LN8@main$filt$:
        add
                rsp, 32
        pop
                rbp
                0
        ret
        int
main$filt$1 ENDP
text$x ENDS
_TEXT
        SEGMENT
code = 48
ep$ = 56
filter_user_exceptions PROC
$LN6:
        push
                rbx
        sub
                rsp, 32
                ebx, ecx
        mov
        mov
                edx, ecx
                rcx, OFFSET FLAT:$SG86277 ; 'in filter. code=0x%08X'
        lea
                printf
        call
                ebx, 1122867; 00112233H
        cmp
                SHORT $LN2@filter_use
        jne
                rcx, OFFSET FLAT: $SG86279; 'yes, that is our exception'
        lea
        call
                printf
        mov
                eax, 1
                rsp, 32
        add
        pop
                rbx
        ret
$LN2@filter_use:
                rcx, OFFSET FLAT: $SG86281; 'not our exception'
        lea
        call
                printf
                eax, eax
        xor
                rsp, 32
        add
        pop
                rbx
        ret
filter_user_exceptions ENDP
```

\_TEXT ENDS

Read [27] for more detailed information about this.

## 5.5.4 Read more about SEH

[20], [27].

# **Chapter 6**

# **Tools**

- IDA as disassembler. Older freeware version is available for downloading: http://www.hex-rays.com/idapro/idadownfreewahtm.
- Microsoft Visual Studio Express<sup>1</sup>: Stripped-down free Visual Studio version, convenient for simple experiments.
- Hiew<sup>2</sup> for small modifications of code in binary files.
- binary grep: the small utility for constants searching (or just any byte sequence) in a big pile of files, including non-executable: https://github.com/yurichev/bgrep.

### 6.0.5 Debugger

tracer<sup>3</sup> instead of debugger.

I stopped to use debugger eventually, since all I need from it is to spot a function's arguments while execution, or registers' state at some point. To load debugger each time is too much, so I wrote a small utility *tracer*. It has console-interface, working from command-line, enable us to intercept function execution, set breakpoints at arbitrary places, spot registers' state, modify it, etc.

However, as for learning purposes, it is highly advisable to trace code in debugger manually, watch how register's state changing (e.g. classic SoftICE, OllyDbg, WinDbg highlighting changed registers), flags, data, change them manually, watch reaction, etc.

### 6.0.6 System calls tracing

#### strace / dtruss

Will show which system calls (syscalls(5.3)) are called by process right now. For example:

MacOSX has dtruss for the same goal.

The Cygwin also has strace, but if I understood correctly, it works only for .exe-files compiled for cygwin environment itself.

<sup>1</sup>http://www.microsoft.com/express/Downloads/

<sup>2</sup>http://www.hiew.ru/

<sup>3</sup>http://yurichev.com/tracer-en.html

## **Chapter 7**

# More examples

### 7.1 Dongles

Occasionally I do software copy-protection dongle replacements, or "dongle emulators" and here are couple examples of my work <sup>1</sup>.

About one of not described cases you may also read here: [31].

### 7.1.1 Example #1: MacOS Classic and PowerPC

I've got a program for MacOS Classic <sup>2</sup>, for PowerPC. The company who developed the software product was disappeared long time ago, so the (legal) customer was afraid of physical dongle damage.

While running without dongle connected, a message box with a text "Invalid Security Device" appeared. Luckily, this text string can be found easily in the executable binary file.

I was not very familiar both with Mac OS Classic and PowerPC, but I tried anyway.

IDA opens the executable file smoothly, reported its type as "PEF (Mac OS or Be OS executable)" (indeed, it is a standard Mac OS Classic file format).

By searching for the text string with error message, I've got into this code fragment:

```
. . .
seg000:000C87FC 38 60 00 01
                                              ٦i
                                                      %r3, 1
seg000:000C8800 48 03 93 41
                                              bl
                                                      check1
seg000:000C8804 60 00 00 00
                                              nop
seg000:000C8808 54 60 06 3F
                                              clrlwi. %r0, %r3, 24
seg000:000C880C 40 82 00 40
                                                      OK
                                              bne
seg000:000C8810 80 62 9F D8
                                              lwz
                                                      %r3, TC_aInvalidSecurityDevice
```

Yes, this is PowerPC code. The CPU is very typical 32-bit RISC of 1990s era. Each instruction occupies 4 bytes (just as in MIPS and ARM) and its names are somewhat resembling MIPS instruction names.

check1() is a function name I gave it to lately. BL is *Branch Link* instruction, e.g., intended for subroutines calling. The crucial point is BNE instruction jumping if dongle protection check is passed or not jumping if error is occurred: then the address of the text string being loaded into r3 register for the subsequent passage into message box routine.

From the [28] I've got to know the r3 register is used for values returning (and r4, in case of 64-bit values).

Another yet unknown instruction is CLRLWI. From [11] I've got to know that this instruction do both clearing and loading. In our case, it clears 24 high bits from the value in r3 and put it to r0, so it is analogical to MOVZX in x86 (1.11.1), but it also sets the flags, so the BNE can check them after.

Let's take a look into check1() function:

```
      seg000:00101B40
      check1:
      # CODE XREF: seg000:00063E7Cp

      seg000:00101B40
      # sub_64070+160p ...

      seg000:00101B40
      .set arg_8, 8

      seg000:00101B40
      mflr %r0
```

Read more about it: http://yurichev.com/dongles.html

<sup>&</sup>lt;sup>2</sup>pre-UNIX MacOS

```
seg000:00101B44 90 01 00 08
                                             stw
                                                      %r0, arg_8(%sp)
seg000:00101B48 94 21 FF C0
                                                      %sp, -0x40(%sp)
                                             stwu
seg000:00101B4C 48 01 6B 39
                                             bl
                                                      check2
seg000:00101B50 60 00 00 00
                                             nop
                                                      %r0, 0x40+arg_8(%sp)
seg000:00101B54 80 01 00 48
                                             lwz
                                                      %sp, %sp, 0x40
seg000:00101B58 38 21 00 40
                                             addi
seg000:00101B5C 7C 08 03 A6
                                                      %r0
                                             mt.lr
seg000:00101B60 4E 80 00 20
                                             hlr
seg000:00101B60
                             # End of function check1
```

As I can see in IDA, that function is called from many places in program, but only r3 register value is checked right after each call. All this function does is calling other function, so it is thunk function: there is function prologue and epilogue, but r3 register is not touched, so check1() returns what check2() returns.

BLR<sup>3</sup> is seems return from function, but since IDA does functions layout, we probably do not need to be interesting in this. It seems, since it is a typical RISC, subroutines are called using link register, just like in ARM.

check2() function is more complex:

```
seg000:00118684
                            check2:
                                                                      # CODE XREF: check1+Cp
seg000:00118684
seg000:00118684
                            .set var_18, -0x18
seg000:00118684
                            .set var_C, -0xC
                             .set var_8, -8
seg000:00118684
                             .set var_4, -4
seg000:00118684
seg000:00118684
                            .set arg_8, 8
seg000:00118684
seg000:00118684 93 E1 FF FC
                                                     %r31, var_4(%sp)
                                             stw
seg000:00118688 7C 08 02 A6
                                             mflr
seg000:0011868C 83 E2 95 A8
                                                     %r31, off_1485E8 # dword_24B704
                                             lwz
seg000:00118690
                                             .using dword_24B704, %r31
seg000:00118690 93 C1 FF F8
                                                     %r30, var_8(%sp)
                                             stw
                                                     %r29, var_C(%sp)
seg000:00118694 93 A1 FF F4
                                             stw
seg000:00118698 7C 7D 1B 78
                                             mr
                                                     %r29, %r3
seg000:0011869C 90 01 00 08
                                                     %r0, arg_8(%sp)
                                             stw
seg000:001186A0 54 60 06 3E
                                             clrlwi
                                                     %r0, %r3, 24
seg000:001186A4 28 00 00 01
                                             cmplwi
                                                     %r0, 1
                                                     %sp, -0x50(%sp)
seg000:001186A8 94 21 FF B0
                                             stwu
                                                     loc_1186B8
seg000:001186AC 40 82 00 0C
                                             bne
                                                     %r3, 1
seg000:001186B0 38 60 00 01
                                             li
seg000:001186B4 48 00 00 6C
                                             b
                                                     exit
seg000:001186B8
seg000:001186B8
seg000:001186B8
                            loc_1186B8:
                                                                      # CODE XREF: check2+28j
seg000:001186B8 48 00 03 D5
                                             bl
                                                     sub_118A8C
seg000:001186BC 60 00 00 00
                                             nop
seg000:001186C0 3B C0 00 00
                                             ٦i
                                                     %r30, 0
seg000:001186C4
seg000:001186C4
                                                                      # CODE XREF: check2+94j
                            skip:
                                             clrlwi. %r0, %r30, 24
seg000:001186C4 57 C0 06 3F
seg000:001186C8 41 82 00 18
                                                     loc_1186E0
                                                     %r3, %sp, 0x50+var_18
seg000:001186CC 38 61 00 38
                                             addi
seg000:001186D0 80 9F 00 00
                                                     %r4, dword_24B704
                                             1 WZ
                                                     .RBEFINDNEXT
seg000:001186D4 48 00 C0 55
                                             bl
seg000:001186D8 60 00 00 00
                                             nop
seg000:001186DC 48 00 00 1C
                                                     loc_1186F8
seg000:001186E0
seg000:001186E0
                            loc_1186E0:
seg000:001186E0
                                                                      # CODE XREF: check2+44j
seg000:001186E0 80 BF 00 00
                                                     %r5, dword_24B704
                                             lwz
```

<sup>&</sup>lt;sup>3</sup>(PowerPC) Branch to Link Register

```
seg000:001186E4 38 81 00 38
                                             addi
                                                      %r4, %sp, 0x50+var_18
seg000:001186E8 38 60 08 C2
                                             li
                                                      %r3, 0x1234
seg000:001186EC 48 00 BF 99
                                             bl
                                                      .RBEFINDFIRST
seg000:001186F0 60 00 00 00
                                             nop
seg000:001186F4 3B CO 00 01
                                             li
                                                      %r30, 1
seg000:001186F8
                             loc_1186F8:
seg000:001186F8
                                                                       # CODE XREF: check2+58j
seg000:001186F8 54 60 04 3F
                                             clrlwi. %r0, %r3, 16
seg000:001186FC 41 82 00 0C
                                                      must_jump
seg000:00118700 38 60 00 00
                                                      %r3, 0
                                             li
                                                                       # error
seg000:00118704 48 00 00 1C
                                                      exit
                                             b
seg000:00118708
seg000:00118708
seg000:00118708
                                                                      # CODE XREF: check2+78j
                             must_jump:
seg000:00118708 7F A3 EB 78
                                                      %r3, %r29
                                             mr
seg000:0011870C 48 00 00 31
                                             bl
                                                      check3
seg000:00118710 60 00 00 00
                                             nop
seg000:00118714 54 60 06 3F
                                             clrlwi. %r0, %r3, 24
seg000:00118718 41 82 FF AC
                                             beq
                                                      skip
seg000:0011871C 38 60 00 01
                                             li
                                                      %r3, 1
seg000:00118720
seg000:00118720
                                                                       # CODE XREF: check2+30j
                             exit:
seg000:00118720
                                                                       # check2+80j
seg000:00118720 80 01 00 58
                                                      %r0, 0x50+arg_8(%sp)
                                             lwz
seg000:00118724 38 21 00 50
                                             addi
                                                      %sp, %sp, 0x50
seg000:00118728 83 E1 FF FC
                                                      %r31, var_4(%sp)
                                             1 wz.
seg000:0011872C 7C 08 03 A6
                                             mtlr
                                                      %r0
seg000:00118730 83 C1 FF F8
                                             1 wz.
                                                      %r30, var_8(%sp)
seg000:00118734 83 A1 FF F4
                                                      %r29, var_C(%sp)
                                             1 wz.
seg000:00118738 4E 80 00 20
                                             hlr
seg000:00118738
                             # End of function check2
```

I'm lucky again: some function names are leaved in the executable (debug symbols section? I'm not sure, since I'm not very familiar with the file format, maybe it is some kind of PE exports? (5.1.1)), like .RBEFINDNEXT() and .RBEFINDFIRST(). Eventually these functions are calling other functions with names like .GetNextDeviceViaUSB(), .USBSendPKT(), so these are clearly dealing with USB device.

There are even a function named . GetNextEve3Device()—sounds familiar, there was Sentinel Eve3 dongle for ADB port (present on Macs) in 1990s.

Let's first take a look on how r3 register is set before return simultaneously ignoring all we see. We know that "good" r3 value should be non-zero, zero r3 will lead execution flow to the message box with an error message.

There are two instructions li %r3, 1 present in the function and one li %r3, 0 (*Load Immediate*, i.e., loading value into register). The very first instruction at 0x001186B0—frankly speaking, I don't know what it mean, I need some more time to learn PowerPC assembly language.

What we see next is, however, easier to understand: .RBEFINDFIRST() is called: in case of its failure, 0 is written into r3 and we jump to exit, otherwise another function is called (check3())—if it is failing too, the .RBEFINDNEXT() is called, probably, in order to look for another USB device.

N.B.: clrlwi. %r0, %r3, 16 it is analogical to what we already saw, but it clears 16 bits, i.e., .RBEFINDFIRST() probably returns 16-bit value.

B meaning *branch* is unconditional jump.

BEQ is inverse instruction of BNE.

Let's see check3():

```
seg000:0011873C
                            check3:
                                                                      # CODE XREF: check2+88p
seg000:0011873C
seg000:0011873C
                             .set var_18, -0x18
seg000:0011873C
                             .set var_C, -0xC
seg000:0011873C
                            .set var_8, -8
seg000:0011873C
                             .set var_4, -4
seg000:0011873C
                             .set arg_8,
seg000:0011873C
seg000:0011873C 93 E1 FF FC
                                             stw
                                                     %r31, var_4(%sp)
```

```
seg000:00118740 7C 08 02 A6
                                           mflr
                                                   %r0
seg000:00118744 38 A0 00 00
                                           li
                                                   %r5, 0
seg000:00118748 93 C1 FF F8
                                           stw
                                                   %r30, var_8(%sp)
seg000:0011874C 83 C2 95 A8
                                                   %r30, off_1485E8 # dword_24B704
                                           lwz
                                           .using dword_24B704, %r30
seg000:00118750
seg000:00118750 93 A1 FF F4
                                                   %r29, var_C(%sp)
                                           stw
seg000:00118754 3B A3 00 00
                                                   %r29, %r3, 0
                                           addi
seg000:00118758 38 60 00 00
                                           li
                                                   %r3, 0
seg000:0011875C 90 01 00 08
                                                   %r0, arg_8(%sp)
                                           stw
seg000:00118760 94 21 FF B0
                                                   %sp, -0x50(%sp)
                                           stwu
seg000:00118764 80 DE 00 00
                                                   %r6, dword_24B704
                                           ] wz.
seg000:00118768 38 81 00 38
                                           addi
                                                   %r4, %sp, 0x50+var_18
seg000:0011876C 48 00 C0 5D
                                           bl
                                                   .RBEREAD
seg000:00118770 60 00 00 00
                                           nop
seg000:00118774 54 60 04 3F
                                           clrlwi. %r0, %r3, 16
seg000:00118778 41 82 00 0C
                                           beq
                                                   loc_118784
seg000:0011877C 38 60 00 00
                                                   %r3, 0
                                           li
seg000:00118780 48 00 02 F0
                                           b
                                                   exit
seg000:00118784
seg000:00118784
                  loc_118784:
seg000:00118784
                                                                   # CODE XREF: check3+3Cj
                                           lhz
seg000:00118784 A0 01 00 38
                                                   %r0, 0x50+var_18(%sp)
seg000:00118788 28 00 04 B2
                                           cmplwi %r0, 0x1100
seg000:0011878C 41 82 00 0C
                                                   loc_118798
                                           beq
seg000:00118790 38 60 00 00
                                           li
                                                   %r3. 0
seg000:00118794 48 00 02 DC
                                           b
                                                   exit
seg000:00118798
seg000:00118798
seg000:00118798
                           loc_118798:
                                                                   # CODE XREF: check3+50j
seg000:00118798 80 DE 00 00
                                           lwz
                                                   %r6, dword_24B704
seg000:0011879C 38 81 00 38
                                          addi
                                                   %r4, %sp, 0x50+var_18
seg000:001187A0 38 60 00 01
                                          li
                                                   %r3, 1
seg000:001187A4 38 A0 00 00
                                          li
                                                   %r5, 0
seg000:001187A8 48 00 C0 21
                                                   .RBEREAD
                                           bl
seg000:001187AC 60 00 00 00
                                           nop
seg000:001187B0 54 60 04 3F
                                           clrlwi. %r0, %r3, 16
                                                   loc_1187C0
seg000:001187B4 41 82 00 0C
                                           beq
seg000:001187B8 38 60 00 00
                                           li
                                                   %r3, 0
seg000:001187BC 48 00 02 B4
                                                   exit
seg000:001187C0
seg000:001187C0
seg000:001187C0
                           loc_1187C0:
                                                                   # CODE XREF: check3+78j
seg000:001187C0 A0 01 00 38
                                           lhz
                                                   %r0, 0x50+var_18(%sp)
                                           cmplwi %r0, 0x09AB
seg000:001187C4 28 00 06 4B
seg000:001187C8 41 82 00 0C
                                           beq
                                                   loc_1187D4
seg000:001187CC 38 60 00 00
                                           li
                                                   %r3, 0
seg000:001187D0 48 00 02 A0
                                           b
                                                   exit
seg000:001187D4
seg000:001187D4
seg000:001187D4
                           loc_1187D4:
                                                                   # CODE XREF: check3+8Cj
seg000:001187D4 4B F9 F3 D9
                                                   sub_B7BAC
                                           bl
seg000:001187D8 60 00 00 00
                                           nop
seg000:001187DC 54 60 06 3E
                                           clrlwi %r0, %r3, 24
seg000:001187E0 2C 00 00 05
                                           cmpwi
                                                   %r0, 5
seg000:001187E4 41 82 01 00
                                           beq
                                                   loc_1188E4
seg000:001187E8 40 80 00 10
                                           bge
                                                   loc_1187F8
seg000:001187EC 2C 00 00 04
                                           cmpwi %r0, 4
```

```
seg000:001187F0 40 80 00 58
                                         bge
                                                loc_118848
seg000:001187F4 48 00 01 8C
                                         b
                                                loc_118980
seg000:001187F8 #
seg000:001187F8
seg000:001187F8
                         loc_1187F8:
                                                                # CODE XREF: check3+ACj
                                                %r0, 0xB
seg000:001187F8 2C 00 00 0B
                                         cmpwi
                                                loc_118804
seg000:001187FC 41 82 00 08
                                         beq
seg000:00118800 48 00 01 80
                                         b
                                                loc_118980
seg000:00118804
seg000:00118804
seg000:00118804
                        loc_118804:
                                                               # CODE XREF: check3+C0j
seg000:00118804 80 DE 00 00
                                         lwz %r6, dword_24B704
seg000:00118808 38 81 00 38
                                        addi %r4, %sp, 0x50+var_18
seg000:0011880C 38 60 00 08
                                        li
                                                %r3, 8
seg000:00118810 38 A0 00 00
                                                %r5, 0
                                        li
seg000:00118814 48 00 BF B5
                                                 .RBEREAD
seg000:00118818 60 00 00 00
                                         nop
seg000:0011881C 54 60 04 3F
                                         clrlwi. %r0, %r3, 16
seg000:00118820 41 82 00 0C
                                         beq
                                                loc_11882C
seg000:00118824 38 60 00 00
                                         li
                                                %r3, 0
seg000:00118828 48 00 02 48
                                         b
                                                exit
seg000:0011882C
seg000:0011882C
                          loc_11882C:
seg000:0011882C
                                                                # CODE XREF: check3+E4j
                                        lhz
seg000:0011882C A0 01 00 38
                                                %r0, 0x50+var_18(%sp)
                                        cmplwi %r0, 0xFEA0
seg000:00118830 28 00 11 30
                                        beq
seg000:00118834 41 82 00 0C
                                                loc_118840
                                        li
seg000:00118838 38 60 00 00
                                                %r3, 0
seg000:0011883C 48 00 02 34
                                         b
                                                exit
seg000:00118840
seg000:00118840
seg000:00118840
                          loc_118840:
                                                                # CODE XREF: check3+F8j
                                        li
b
                                        li
seg000:00118840 38 60 00 01
                                                %r3, 1
seg000:00118844 48 00 02 2C
                                                exit
seg000:00118848
seg000:00118848
                          loc_118848:
seg000:00118848
                                                                # CODE XREF: check3+B4j
seg000:00118848 80 DE 00 00
                                                %r6, dword_24B704
                                         lwz
seg000:0011884C 38 81 00 38
                                         addi
                                                %r4, %sp, 0x50+var_18
seg000:00118850 38 60 00 0A
                                                %r3, 0xA
                                         li
seg000:00118854 38 A0 00 00
                                         li
                                                %r5, 0
seg000:00118858 48 00 BF 71
                                         bl
                                                 .RBEREAD
seg000:0011885C 60 00 00 00
                                         nop
seg000:00118860 54 60 04 3F
                                         clrlwi. %r0, %r3, 16
seg000:00118864 41 82 00 0C
                                                loc_118870
                                         beq
seg000:00118868 38 60 00 00
                                         li
                                                %r3, 0
seg000:0011886C 48 00 02 04
                                         b
                                                exit
seg000:00118870
seg000:00118870
seg000:00118870
                          loc_118870:
                                                                # CODE XREF: check3+128j
seg000:00118870 A0 01 00 38
                                         lhz
                                                %r0, 0x50+var_18(%sp)
seg000:00118874 28 00 03 F3
                                         cmplwi %r0, 0xA6E1
seg000:00118878 41 82 00 0C
                                                loc_118884
                                         beq
seg000:0011887C 38 60 00 00
                                         li
                                                %r3, 0
seg000:00118880 48 00 01 F0
                                                exit
```

```
seg000:00118884
                      -----
seg000:00118884
seg000:00118884
                         loc_118884:
                                                              # CODE XREF: check3+13Cj
                                        clrlwi %r31, %r29, 24
seg000:00118884 57 BF 06 3E
seg000:00118888 28 1F 00 02
                                        cmplwi %r31, 2
                                        bne
seg000:0011888C 40 82 00 0C
                                               loc_118898
                                        li
seg000:00118890 38 60 00 01
                                               %r3, 1
seg000:00118894 48 00 01 DC
                                        b
                                               exit
seg000:00118898
seg000:00118898
seg000:00118898
                       loc_118898:
                                                             # CODE XREF: check3+150j
seg000:00118898 80 DE 00 00
                                        lwz
                                             %r6, dword_24B704
                                       addi
seg000:0011889C 38 81 00 38
                                               %r4, %sp, 0x50+var_18
seg000:001188A0 38 60 00 0B
                                        li
                                               %r3, 0xB
seg000:001188A4 38 A0 00 00
                                               %r5, 0
                                        li
seg000:001188A8 48 00 BF 21
                                                .RBEREAD
seg000:001188AC 60 00 00 00
                                        nop
seg000:001188B0 54 60 04 3F
                                        clrlwi. %r0, %r3, 16
seg000:001188B4 41 82 00 0C
                                        beq
                                               loc_1188C0
seg000:001188B8 38 60 00 00
                                        li
                                               %r3, 0
seg000:001188BC 48 00 01 B4
                                        b
                                               exit
seg000:001188C0
seg000:001188C0
                         loc_1188CO:
seg000:001188C0
                                                              # CODE XREF: check3+178j
                                        lhz
seg000:001188C0 A0 01 00 38
                                               %r0, 0x50+var_18(%sp)
                                      cmplwi %r0, 0x1C20
seg000:001188C4 28 00 23 1C
seg000:001188C8 41 82 00 0C
                                      beq
                                               loc_1188D4
                                       li
seg000:001188CC 38 60 00 00
                                               %r3, 0
seg000:001188D0 48 00 01 A0
                                        b
                                               exit
seg000:001188D4 #
seg000:001188D4
seg000:001188D4
                         loc_1188D4:
                                                              # CODE XREF: check3+18Cj
seg000:001188D4 28 1F 00 03
                                       cmplwi %r31, 3
                                        bne
seg000:001188D8 40 82 01 94
                                               error
                                        li
seg000:001188DC 38 60 00 01
                                               %r3, 1
seg000:001188E0 48 00 01 90
                                        b
                                               exit
seg000:001188E4 #
seg000:001188E4
seg000:001188E4
                         loc_1188E4:
                                                              # CODE XREF: check3+A8j
seg000:001188E4 80 DE 00 00
                                        lwz
                                               %r6, dword_24B704
                                        addi
seg000:001188E8 38 81 00 38
                                               %r4, %sp, 0x50+var_18
seg000:001188EC 38 60 00 0C
                                        li
                                               %r3, 0xC
seg000:001188F0 38 A0 00 00
                                       li
                                               %r5, 0
seg000:001188F4 48 00 BE D5
                                               .RBEREAD
                                        bl
seg000:001188F8 60 00 00 00
                                        nop
seg000:001188FC 54 60 04 3F
                                        clrlwi. %r0, %r3, 16
seg000:00118900 41 82 00 0C
                                        beq
                                               loc_11890C
seg000:00118904 38 60 00 00
                                        li
                                               %r3, 0
seg000:00118908 48 00 01 68
                                        b
                                               exit
seg000:0011890C
seg000:0011890C
seg000:0011890C
                         loc_11890C:
                                                              # CODE XREF: check3+1C4j
seg000:0011890C A0 01 00 38
                                        lhz
                                               %r0, 0x50+var_18(%sp)
seg000:00118910 28 00 1F 40
                                        cmplwi %r0, 0x40FF
seg000:00118914 41 82 00 0C
                                        beq loc_118920
```

```
seg000:00118918 38 60 00 00
                                       li
                                               %r3, 0
seg000:0011891C 48 00 01 54
                                       b
                                               exit
seg000:00118920 #
seg000:00118920
                 loc_118920:
seg000:00118920
                                                             # CODE XREF: check3+1D8j
seg000:00118920 57 BF 06 3E
                                       clrlwi %r31, %r29, 24
seg000:00118924 28 1F 00 02
                                       cmplwi %r31, 2
seg000:00118928 40 82 00 0C
                                       bne loc_118934
seg000:0011892C 38 60 00 01
                                       li
                                               %r3, 1
seg000:00118930 48 00 01 40
                                       b
                                               exit
seg000:00118934 #
seg000:00118934
seg000:00118934
                loc_118934:
                                                            # CODE XREF: check3+1ECj
seg000:00118934 80 DE 00 00
                                       lwz %r6, dword_24B704
                                       addi %r4, %sp, 0x50+var_18
seg000:00118938 38 81 00 38
seg000:0011893C 38 60 00 0D
                                       li
                                             %r3, 0xD
seg000:00118940 38 A0 00 00
                                       li
                                               %r5, 0
seg000:00118944 48 00 BE 85
                                       bl
                                               .RBEREAD
seg000:00118948 60 00 00 00
                                       nop
seg000:0011894C 54 60 04 3F
                                       clrlwi. %r0, %r3, 16
seg000:00118950 41 82 00 0C
                                       beq loc_11895C
seg000:00118954 38 60 00 00
                                       li
                                               %r3, 0
seg000:00118958 48 00 01 18
                                               exit
seg000:0011895C #
seg000:0011895C
                       loc_11895C:
seg000:0011895C
                                                             # CODE XREF: check3+214j
seg000:0011895C A0 01 00 38
                                       lhz %r0, 0x50+var_18(%sp)
                                     cmplwi %r0, 0xFC7
beq loc_118970
seg000:00118960 28 00 07 CF
seg000:00118964 41 82 00 0C
                                      li
seg000:0011896C 48 00 01 04
seg000:00118970
                                             %r3, 0
                                       b
                                             exit
seg000:00118970
                loc_118970:
seg000:00118970
                                                             # CODE XREF: check3+228j
seg000:00118970 28 1F 00 03
                                       cmplwi %r31, 3
seg000:00118974 40 82 00 F8
                                      bne
li %r3,
exit
                                       bne error
seg000:00118978 38 60 00 01
                                               %r3, 1
seg000:0011897C 48 00 00 F4
seg000:00118980 #
seg000:00118980
seg000:00118980
                       loc_118980:
                                                             # CODE XREF: check3+B8j
seg000:00118980
                                                             # check3+C4j
seg000:00118980 80 DE 00 00
                                       lwz
                                             %r6, dword_24B704
seg000:00118984 38 81 00 38
                                       addi %r4, %sp, 0x50+var_18
seg000:00118988 3B E0 00 00
                                               %r31, 0
                                       li
seg000:0011898C 38 60 00 04
                                               %r3, 4
                                       li
seg000:00118990 38 A0 00 00
                                       li
                                               %r5, 0
seg000:00118994 48 00 BE 35
                                       bl
                                               .RBEREAD
seg000:00118998 60 00 00 00
                                       nop
seg000:0011899C 54 60 04 3F
                                       clrlwi. %r0, %r3, 16
                                       beq loc_1189AC
seg000:001189A0 41 82 00 0C
seg000:001189A4 38 60 00 00
                                       li
                                               %r3, 0
seg000:001189A8 48 00 00 C8
                                        b
                                               exit
seg000:001189AC #
seg000:001189AC
```

```
# CODE XREF: check3+264j
seg000:001189AC
                      loc_1189AC:
seg000:001189AC A0 01 00 38
                                     lhz
                                            %r0, 0x50+var_18(%sp)
seg000:001189B0 28 00 1D 6A
                                     cmplwi %r0, 0xAED0
seg000:001189B4 40 82 00 0C
                                     bne
                                            loc_1189C0
seg000:001189B8 3B E0 00 01
                                     li
                                            %r31, 1
seg000:001189BC 48 00 00 14
                                     b
                                            loc_1189D0
seg000:001189C0
   ______
seg000:001189C0
seg000:001189C0
                       loc_1189C0:
                                                        # CODE XREF: check3+278j
seg000:001189C0 28 00 18 28
                                    cmplwi %r0, 0x2818
                                    beq loc_1189D0
li %r3, 0
seg000:001189C4 41 82 00 0C
seg000:001189C8 38 60 00 00
seg000:001189CC 48 00 00 A4
                                            exit
seg000:001189D0 #
  ______
seg000:001189D0
seg000:001189D0
                                                         # CODE XREF: check3+280j
                     loc_1189D0:
seg000:001189D0
                                                         # check3+288j
                                     clrlwi %r0, %r29, 24
seg000:001189D0 57 A0 06 3E
                                     cmplwi %r0, 2
seg000:001189D4 28 00 00 02
seg000:001189D8 40 82 00 20
                                     bne
                                            loc_1189F8
seg000:001189DC 57 E0 06 3F
                                     clrlwi. %r0, %r31, 24
seg000:001189E0 41 82 00 10
                                     beq good2
seg000:001189E4 48 00 4C 69
                                     bl
                                            sub_11D64C
seg000:001189E8 60 00 00 00
                                     nop
seg000:001189EC 48 00 00 84
                                     b
                                            exit
seg000:001189F0 #
seg000:001189F0
seg000:001189F0
              good2:
                                                         # CODE XREF: check3+2A4j
                                     li %r3, 1
seg000:001189F0 38 60 00 01
seg000:001189F4 48 00 00 7C
                                     b
                                          exit
seg000:001189F8 #
  -----
seg000:001189F8
             loc_1189F8:
                                                         # CODE XREF: check3+29Cj
seg000:001189F8
                                     lwz
seg000:001189F8 80 DE 00 00
                                           %r6, dword_24B704
seg000:001189FC 38 81 00 38
                                     addi %r4, %sp, 0x50+var_18
seg000:00118A00 38 60 00 05
                                     li
                                           %r3, 5
seg000:00118A04 38 A0 00 00
                                            %r5, 0
                                     li
                                            .RBEREAD
seg000:00118A08 48 00 BD C1
                                     bl
seg000:00118A0C 60 00 00 00
                                     nop
seg000:00118A10 54 60 04 3F
                                     clrlwi. %r0, %r3, 16
seg000:00118A14 41 82 00 0C
                                     beq
                                           loc_118A20
                                     li
seg000:00118A18 38 60 00 00
                                            %r3, 0
seg000:00118A1C 48 00 00 54
                                     b
                                            exit
seg000:00118A20 #
seg000:00118A20
                loc_118A20:
seg000:00118A20
                                                         # CODE XREF: check3+2D8j
                                     lhz
seg000:00118A20 A0 01 00 38
                                           %r0, 0x50+var_18(%sp)
seg000:00118A24 28 00 11 D3
                                    cmplwi %r0, 0xD300
                                   bne loc_118A34
seg000:00118A28 40 82 00 0C
seg000:00118A2C 3B E0 00 01
seg000:00118A30 48 00 00 14
                                           %r31, 1
                                    li
                                    b
                                            good1
seg000:00118A34 #
seg000:00118A34
seg000:00118A34
                  loc_118A34:
                                                         # CODE XREF: check3+2ECj
seg000:00118A34 28 00 1A EB
                                   cmplwi %r0, 0xEBA1
```

```
seg000:00118A38 41 82 00 0C
                                            beq
                                                     good1
seg000:00118A3C 38 60 00 00
                                            li
                                                     %r3, 0
                                                     exit
seg000:00118A40 48 00 00 30
                                            b
seg000:00118A44
seg000:00118A44
seg000:00118A44
                            good1:
                                                                     # CODE XREF: check3+2F4j
seg000:00118A44
                                                                     # check3+2FCj
seg000:00118A44 57 A0 06 3E
                                            clrlwi %r0, %r29, 24
seg000:00118A48 28 00 00 03
                                            cmplwi %r0, 3
seg000:00118A4C 40 82 00 20
                                            bne
                                                    error
seg000:00118A50 57 E0 06 3F
                                            clrlwi. %r0, %r31, 24
                                                    good
seg000:00118A54 41 82 00 10
                                            bea
seg000:00118A58 48 00 4B F5
                                            bl
                                                     sub_11D64C
seg000:00118A5C 60 00 00 00
                                            nop
seg000:00118A60 48 00 00 10
                                                     exit
seg000:00118A64
seg000:00118A64
seg000:00118A64
                                                                     # CODE XREF: check3+318j
seg000:00118A64 38 60 00 01
                                                    %r3, 1
seg000:00118A68 48 00 00 08
                                                    exit
seg000:00118A6C
seg000:00118A6C
seg000:00118A6C
                                                                     # CODE XREF: check3+19Cj
                            error:
seg000:00118A6C
                                                                     # check3+238j ...
seg000:00118A6C 38 60 00 00
                                            li
                                                    %r3, 0
seg000:00118A70
seg000:00118A70
                                                                     # CODE XREF: check3+44j
                            exit:
seg000:00118A70
                                                                     # check3+58j ...
seg000:00118A70 80 01 00 58
                                            lwz
                                                    %r0, 0x50+arg_8(%sp)
seg000:00118A74 38 21 00 50
                                            addi
                                                    %sp, %sp, 0x50
seg000:00118A78 83 E1 FF FC
                                                    %r31, var_4(%sp)
                                            1 wz.
seg000:00118A7C 7C 08 03 A6
                                            mtlr
                                                     %r0
                                                     %r30, var_8(%sp)
seg000:00118A80 83 C1 FF F8
                                            lwz
                                                    %r29, var_C(%sp)
seg000:00118A84 83 A1 FF F4
                                            lwz
seg000:00118A88 4E 80 00 20
seg000:00118A88
                            # End of function check3
```

There are a lot of calls to .RBEREAD(). The function is probably return some values from the dongle, so they are compared here with hard-coded variables using CMPLWI.

We also see that r3 register is also filled before each call to .RBEREAD() by one of these values: 0, 1, 8, 0xA, 0xB, 0xC, 0xD, 4, 5. Probably memory address or something like that?

Yes, indeed, by googling these function names it is easy to find Sentinel Eve3 dongle manual!

I probably even do not need to learn other PowerPC instructions: all this function does is just calls .RBEREAD(), compare its results with constants and returns 1 if comparisons are fine or 0 otherwise.

OK, all we've got is that check1() should return always 1 or any other non-zero value. But since I'm not very confident in PowerPC instructions, I will be careful: I will patch jumps in check2() at 0x001186FC and 0x00118718.

At 0x001186FCI wrote bytes 0x48 and 0 thus converting BEQ instruction into B (unconditional jump): I spot its opcode in the code without even referring to [11].

At 0x00118718 I wrote 0x60 and 3 zero bytes thus converting it to NOP instruction: I spot its opcode in the code too. Summarizing, such small modifications can be done with IDA and minimal assembly language knowledge.

### 7.1.2 Example #2: SCO OpenServer

An ancient software for SCO OpenServer from 1997 developed by a company disappeared long time ago.

There is a special dongle driver to be installed in the system, containing text strings: "Copyright 1989, Rainbow Technologies, Inc., Irvine, CA" and "Sentinel Integrated Driver Ver. 3.0".

After driver installation in SCO OpenServer, these device files are appeared in /dev filesystem:

/dev/rbs18

/dev/rbs19 /dev/rbs110

The program without dongle connected reports error, but the error string cannot be found in the executables. Thanks to IDA, it does its job perfectly working out COFF executable used in SCO OpenServer.

I've tried to find "rbsl" and indeed, found it in this code fragment:

```
.text:00022AB8
                                public SSQC
.text:00022AB8 SSQC
                                proc near
                                                          ; CODE XREF: SSQ+7p
.text:00022AB8
.text:00022AB8 var_44
                                = byte ptr -44h
.text:00022AB8 var_29
                                = byte ptr -29h
.text:00022AB8 arg_0
                                = dword ptr 8
.text:00022AB8
.text:00022AB8
                                push
                                         ebp
.text:00022AB9
                                mov
                                         ebp, esp
                                         esp, 44h
.text:00022ABB
                                sub
.text:00022ABE
                                         edi
                                push
.text:00022ABF
                                         edi, offset unk_4035D0
                                mov
.text:00022AC4
                                push
                                         esi
.text:00022AC5
                                              [ebp+arg_0]
                                mov
                                         esi,
.text:00022AC8
                                push
                                         ebx
.text:00022AC9
                                push
.text:00022ACA
                                call
                                         strlen
.text:00022ACF
                                         esp, 4
                                add
.text:00022AD2
                                cmp
                                         eax, 2
.text:00022AD7
                                         loc_22BA4
                                jnz
.text:00022ADD
                                inc
                                         esi
.text:00022ADE
                                         al, [esi-1]
                                mov
.text:00022AE1
                                         eax, al
                                movsx
.text:00022AE4
                                         eax, '3'
                                cmp
                                jz
.text:00022AE9
                                         loc_22B84
.text:00022AEF
                                         eax, '4'
                                cmp
.text:00022AF4
                                jz
                                         loc_22B94
.text:00022AFA
                                         eax, '5'
                                cmp
.text:00022AFF
                                         short loc_22B6B
                                jnz
.text:00022B01
                                         ebx, byte ptr [esi]
                                movsx
                                         ebx, '0'
.text:00022B04
                                sub
.text:00022B07
                                mov
                                         eax, 7
.text:00022B0C
                                add
                                         eax, ebx
.text:00022B0E
                                push
                                         eax
.text:00022B0F
                                         eax, [ebp+var_44]
                                lea
                                         offset aDevSlD ; "/dev/sl%d"
.text:00022B12
                                push
.text:00022B17
                                push
                                         eax
.text:00022B18
                                call
                                         nl_sprintf
.text:00022B1D
                                push
                                                          ; int
.text:00022B1F
                                push
                                         offset aDevRbs18; char *
                                         _access
.text:00022B24
                                call
.text:00022B29
                                add
                                         esp, 14h
.text:00022B2C
                                         eax, OFFFFFFFh
                                cmp
.text:00022B31
                                jz
                                         short loc_22B48
.text:00022B33
                                         eax, [ebx+7]
                                lea
.text:00022B36
                                push
                                         eax
.text:00022B37
                                         eax, [ebp+var_44]
                                lea
                                push
.text:00022B3A
                                         offset aDevRbslD ; "/dev/rbsl%d"
.text:00022B3F
                                push
                                         eax
.text:00022B40
                                call
                                         nl_sprintf
.text:00022B45
                                add
                                         esp, OCh
.text:00022B48
.text:00022B48 loc_22B48:
                                                           ; CODE XREF: SSQC+79j
.text:00022B48
                                mov
                                         edx, [edi]
                                         edx, edx
.text:00022B4A
                                test
```

```
.text:00022B4C
                               jle
                                        short loc_22B57
.text:00022B4E
                               push
                                        edx
                                                         ; int
.text:00022B4F
                                call
                                        _close
.text:00022B54
                                add
                                        esp, 4
.text:00022B57
                                                         ; CODE XREF: SSQC+94j
.text:00022B57 loc_22B57:
.text:00022B57
                                        2
                                                        ; int
                                push
.text:00022B59
                                        eax, [ebp+var_44]
                               lea
.text:00022B5C
                               push
                                                         ; char *
.text:00022B5D
                               call
                                        _open
                               add
.text:00022B62
                                        esp, 8
.text:00022B65
                                test
                                        eax, eax
.text:00022B67
                               mov
                                        [edi], eax
.text:00022B69
                                        short loc_22B78
                               jge
.text:00022B6B
                                                         ; CODE XREF: SSQC+47j
.text:00022B6B loc_22B6B:
.text:00022B6B
                               mov
.text:00022B70
                                        ebx
                               pop
.text:00022B71
                                        esi
                                pop
.text:00022B72
                                        edi
                               pop
.text:00022B73
                                        esp, ebp
                               mov
.text:00022B75
                                        ebp
                               pop
.text:00022B76
                               retn
.text:00022B76 ; -----
.text:00022B77
                               align 4
.text:00022B78
                                                         ; CODE XREF: SSQC+B1j
.text:00022B78 loc_22B78:
.text:00022B78
                               pop
                                        ebx
.text:00022B79
                                        esi
                               pop
.text:00022B7A
                                        edi
                               pop
.text:00022B7B
                               xor
                                        eax, eax
.text:00022B7D
                                        esp, ebp
                               mov
.text:00022B7F
                               pop
                                        ebp
.text:00022B80
                               retn
.text:00022B80 ; -----
.text:00022B81
                               align 4
.text:00022B84
                                                         ; CODE XREF: SSQC+31j
.text:00022B84 loc_22B84:
.text:00022B84
                               mov
                                        al, [esi]
.text:00022B86
                                        ebx
                               pop
.text:00022B87
                                        esi
                               pop
.text:00022B88
                                pop
.text:00022B89
                               mov
                                        ds:byte_407224, al
.text:00022B8E
                               mov
                                        esp, ebp
.text:00022B90
                                        eax, eax
                               xor
.text:00022B92
                                        ebp
                               pop
.text:00022B93
.text:00022B94 ; -----
.text:00022B94
.text:00022B94 loc_22B94:
                                                         ; CODE XREF: SSQC+3Cj
                                        al, [esi]
.text:00022B94
                               mov
.text:00022B96
                               pop
                                        ebx
.text:00022B97
                                        esi
                               pop
.text:00022B98
                               pop
                                        edi
.text:00022B99
                               mov
                                        ds:byte_407225, al
.text:00022B9E
                                        esp, ebp
                               mov
.text:00022BA0
                                        eax, eax
                               xor
.text:00022BA2
                               pop
                                        ebp
.text:00022BA3
                               retn
.text:00022BA4 ; -----
.text:00022BA4
```

```
; CODE XREF: SSQC+1Fj
.text:00022BA4 loc_22BA4:
.text:00022BA4
                                movsx
                                         eax, ds:byte_407225
.text:00022BAB
                                         esi
                                push
.text:00022BAC
                                push
                                         eax
.text:00022BAD
                                         eax, ds:byte_407224
                                movsx
                                push
.text:00022BB4
                                         eax
.text:00022BB5
                                         eax, [ebp+var_44]
                                lea
.text:00022BB8
                                         offset a46CCS ; "46%c%c%s"
                                push
.text:00022BBD
                                push
.text:00022BBE
                                call
                                         nl_sprintf
                                         eax, [ebp+var_44]
.text:00022BC3
                                lea
.text:00022BC6
                                push
                                         eax
.text:00022BC7
                                call
                                         strlen
.text:00022BCC
                                add
                                         esp, 18h
.text:00022BCF
                                         eax, 1Bh
                                cmp
.text:00022BD4
                                jle
                                         short loc_22BDA
.text:00022BD6
                                         [ebp+var_29], 0
                                mov
.text:00022BDA
                                                           ; CODE XREF: SSQC+11Cj
.text:00022BDA loc_22BDA:
.text:00022BDA
                                lea
                                         eax, [ebp+var_44]
.text:00022BDD
                                push
                                         eax
.text:00022BDE
                                call
                                         strlen
.text:00022BE3
                                push
                                         eax
                                                           ; unsigned int
.text:00022BE4
                                lea
                                         eax, [ebp+var_44]
                                push
                                                           ; void *
.text:00022BE7
                                         eax
.text:00022BE8
                                         eax, [edi]
                                mov
.text:00022BEA
                                                           ; int
                                push
                                         eax
.text:00022BEB
                                call
                                         _write
.text:00022BF0
                                add
                                         esp, 10h
.text:00022BF3
                                         ebx
                                pop
.text:00022BF4
                                         esi
                                pop
.text:00022BF5
                                         edi
                                pop
.text:00022BF6
                                mov
                                         esp, ebp
.text:00022BF8
                                pop
                                         ebp
.text:00022BF9
.text:00022BF9 ;
.text:00022BFA
                                db OEh dup(90h)
.text:00022BFA SSQC
                                endp
```

Yes, indeed, the program should communicate with driver somehow and that is how it is. The only place SSQC() function called is the thunk function:

```
.text:0000DBE8
                                public SSQ
.text:0000DBE8 SSQ
                                proc near
                                                          ; CODE XREF: sys_info+A9p
.text:0000DBE8
                                                          ; sys_info+CBp ...
.text:0000DBE8
                                = dword ptr 8
.text:0000DBE8 arg_0
.text:0000DBE8
.text:0000DBE8
                                push
                                         ebp
.text:0000DBE9
                                mov
                                         ebp, esp
.text:0000DBEB
                                mov
                                         edx, [ebp+arg_0]
.text:0000DBEE
                                         edx
                                push
                                         SSQC
.text:0000DBEF
                                call
.text:0000DBF4
                                add
                                         esp, 4
.text:0000DBF7
                                mov
                                         esp, ebp
.text:0000DBF9
                                         ebp
                                pop
.text:0000DBFA
                                retn
.text:0000DBFA ;
.text:0000DBFB
                                align 4
.text:0000DBFB SSQ
                                endp
```

SSQ() is called at least from 2 functions.

One of these is:

```
.data:0040169C _51_52_53
                               dd offset aPressAnyKeyT_0 ; DATA XREF: init_sys+392r
.data:0040169C
                                                        ; sys_info+A1r
.data:0040169C
                                                        ; "PRESS ANY KEY TO CONTINUE: "
                                                        ; "51"
                                dd offset a51
.data:004016A0
                                dd offset a52
                                                        ; "52"
.data:004016A4
                               dd offset a53
                                                         ; "53"
.data:004016A8
.data:004016B8 _3C_or_3E
                           dd offset a3c
                                                         ; DATA XREF: sys_info:loc_D67Br
.data:004016B8
                                                         ; "3C"
.data:004016BC
                               dd offset a3e
                                                         ; "3E"
; these names I gave to the labels:
.data:004016C0 answers1
                               dd 6B05h
                                                         ; DATA XREF: sys_info+E7r
                               dd 3D87h
.data:004016C4
                               dd 3Ch
                                                         ; DATA XREF: sys_info+F2r
.data:004016C8 answers2
.data:004016CC
                               dd 832h
.data:004016D0 _C_and_B
                               db 0Ch
                                                         ; DATA XREF: sys_info+BAr
.data:004016D0
                                                         ; sys_info:OKr
                               db 0Bh
                                                         ; DATA XREF: sys_info+FDr
.data:004016D1 byte_4016D1
.data:004016D2
                               db
                                     0
.text:0000D652
                                        eax, eax
                               xor
.text:0000D654
                               mov
                                        al, ds:ctl_port
                                        ecx, _51_52_53[eax*4]
.text:0000D659
                               mov
.text:0000D660
                               push
                                        ecx
.text:0000D661
                                        SSQ
                               call
.text:0000D666
                               add
                                        esp, 4
                                        eax, OFFFFFFFh
.text:0000D669
                                cmp
.text:0000D66E
                                jz
                                        short loc_D6D1
.text:0000D670
                               xor
                                        ebx, ebx
.text:0000D672
                                        al, _C_and_B
                               mov
                                        al, al
.text:0000D677
                               test
.text:0000D679
                                        short loc_D6C0
                               jz
.text:0000D67B
                                                         ; CODE XREF: sys_info+106j
.text:0000D67B loc_D67B:
                                        eax, _3C_or_3E[ebx*4]
.text:0000D67B
                               mov
.text:0000D682
                                push
                                        eax
.text:0000D683
                                call
                                        SSQ
.text:0000D688
                                                        ; "4G"
                               push
                                        offset a4g
.text:0000D68D
                                call
.text:0000D692
                                        offset a0123456789; "0123456789"
                               push
.text:0000D697
                               call
                                        SSQ
                                        esp, OCh
.text:0000D69C
                               add
                                        edx, answers1[ebx*4]
.text:0000D69F
                               mov
.text:0000D6A6
                                        eax, edx
                                cmp
                               jz
.text:0000D6A8
                                        short OK
.text:0000D6AA
                                        ecx, answers2[ebx*4]
                               mov
.text:0000D6B1
                                        eax, ecx
                               cmp
.text:0000D6B3
                                        short OK
                                jz
.text:0000D6B5
                               mov
                                        al, byte_4016D1[ebx]
.text:0000D6BB
                                        ebx
                                inc
.text:0000D6BC
                                test
                                        al, al
                               jnz
.text:0000D6BE
                                        short loc_D67B
.text:0000D6C0
.text:0000D6C0 loc_D6C0:
                                                         ; CODE XREF: sys_info+C1j
```

```
.text:0000D6C0
                                inc
                                         ds:ctl_port
.text:0000D6C6
                                xor
                                         eax, eax
.text:0000D6C8
                                         al, ds:ctl_port
                                mov
.text:0000D6CD
                                         eax, edi
                                cmp
.text:0000D6CF
                                         short loc_D652
                                jle
.text:0000D6D1
.text:0000D6D1 loc_D6D1:
                                                          ; CODE XREF: sys_info+98j
.text:0000D6D1
                                                           ; sys_info+B6j
.text:0000D6D1
                                         edx, [ebp+var_8]
                                mov
.text:0000D6D4
                                inc
.text:0000D6D5
                                         [ebp+var_8], edx
                                mov
.text:0000D6D8
                                         edx, 3
                                cmp
.text:0000D6DB
                                jle
                                         loc_D641
.text:0000D6E1
.text:0000D6E1 loc_D6E1:
                                                          ; CODE XREF: sys_info+16j
.text:0000D6E1
                                                          ; sys_info+51j ...
.text:0000D6E1
                                         ebx
                                pop
.text:0000D6E2
                                         edi
                                pop
.text:0000D6E3
                                         esp, ebp
                                mov
.text:0000D6E5
                                pop
.text:0000D6E6
                                retn
.text:0000D6E6 ; -----
.text:0000D6E7
                                align 4
.text:0000D6E8
.text:0000D6E8 OK:
                                                          ; CODE XREF: sys_info+F0j
.text:0000D6E8
                                                            sys_info+FBj
.text:0000D6E8
                                         al, _C_and_B[ebx]
                                mov
.text:0000D6EE
                                pop
                                         ebx
.text:0000D6EF
                                         edi
                                pop
.text:0000D6F0
                                         ds:ctl_model, al
                                mov
.text:0000D6F5
                                mov
                                         esp, ebp
.text:0000D6F7
                                pop
.text:0000D6F8
                                retn
.text:0000D6F8 sys_info
                                endp
```

"3C" and "3E" are sounds familiar: there was a Sentinel Pro dongle by Rainbow with no memory, providing only one crypto-hashing secret function.

But what is hash-function? Simplest example is CRC32, an algorithm providing "stronger" checksum for integrity checking purposes. It is not possible to restore original text from the hash value, it just has much less information: there can be long text, but CRC32 result is always limited to 32 bits. But CRC32 is not cryptographically secure: it is known how to alter a text in that way so the resulting CRC32 hash value will be one we need. Cryptographical hash functions are protected from this. They are widely used to hash user passwords in order to store them in the database, like MD5, SHA1, etc. Indeed: an internet forum database may not contain user passwords (stolen database will compromise all user's passwords) but only hashes (a cracker will not be able to reveal passwords). Besides, an internet forum engine is not aware of your password, it should only check if its hash is the same as in the database, then it will give you access in this case. One of the simplest passwords cracking methods is just to brute-force all passwords in order to wait when resulting value will be the same as we need. Other methods are much more complex.

But let's back to the program. So the program can only check the presence or absence dongle connected. No other information can be written to such dongle with no memory. Two-character codes are commands (we can see how commands are handled in SSQC() function) and all other strings are hashed inside the dongle transforming into 16-bit number. The algorithm was secret, so it was not possible to write driver replacement or to remake dongle hardware emulating it perfectly. However, it was always possible to intercept all accesses to it and to find what constants the hash function results compared to. Needless to say it is possible to build a robust software copy protection scheme based on secret cryptographical hashfunction: let it to encrypt/decrypt data files your software dealing with.

But let's back to the code.

Codes 51/52/53 are used for LPT printer port selection. 3x/4x is for "family" selection (that's how Sentinel Pro dongles are differentiated from each other: more than one dongle can be connected to LPT port).

The only non-2-character string passed to the hashing function is "0123456789". Then, the result is compared against the set of valid results. If it is correct, 0xC or 0xB is to be written into global variable ctl\_model.

Another text string to be passed is "PRESS ANY KEY TO CONTINUE: ", but the result is not checked. I don't know why, probably by mistake. (What a strange feeling: to reveal bugs in such ancient software.)

Let's see where the value from the global variable ctl\_mode is used.

One of such places is:

```
.text:0000D708 prep_sys
                                proc near
                                                         ; CODE XREF: init_sys+46Ap
.text:0000D708
.text:0000D708 var_14
                                = dword ptr -14h
                                = byte ptr -10h
.text:0000D708 var_10
.text:0000D708 var_8
                                = dword ptr -8
                                = word ptr -2
.text:0000D708 var_2
.text:0000D708
.text:0000D708
                                push
                                        ebp
.text:0000D709
                                mov
                                        eax, ds:net_env
.text:0000D70E
                                        ebp, esp
                                mov
                                        esp, 1Ch
.text:0000D710
                                sub
.text:0000D713
                                test
                                        eax, eax
.text:0000D715
                                jnz
                                        short loc_D734
.text:0000D717
                                        al, ds:ctl_model
                                mov
.text:0000D71C
                                        al, al
                                test
                                        short loc_D77E
.text:0000D71E
                                jnz
.text:0000D720
                                         [ebp+var_8], offset aIeCvulnvvOkgT_ ; "Ie-cvulnvV\\bOKG]
                                mov
   T_"
.text:0000D727
                                        edx, 7
                                mov
.text:0000D72C
                                        loc_D7E7
                                jmp
.text:0000D7E7 loc_D7E7:
                                                          ; CODE XREF: prep_sys+24j
.text:0000D7E7
                                                          ; prep_sys+33j
.text:0000D7E7
                                        edx
                                push
.text:0000D7E8
                                        edx, [ebp+var_8]
                                mov
.text:0000D7EB
                                push
                                        20h
.text:0000D7ED
                                push
                                        edx
.text:0000D7EE
                                        16h
                                push
.text:0000D7F0
                                call
                                        err_warn
.text:0000D7F5
                                push
                                        offset station_sem
.text:0000D7FA
                                call
                                        ClosSem
.text:0000D7FF
                                call
                                        startup_err
```

If it is 0, an encrypted error message is passed into decryption routine and printed. Error strings decryption routine is seems simple xoring:

```
.text:0000A43C err_warn
                                                         ; CODE XREF: prep_sys+E8p
                               proc near
.text:0000A43C
                                                         ; prep_sys2+2Fp ...
.text:0000A43C
.text:0000A43C var_55
                                = byte ptr -55h
                                = byte ptr -54h
.text:0000A43C var_54
.text:0000A43C arg_0
                                = dword ptr 8
.text:0000A43C arg_4
                                = dword ptr
                                             0Ch
.text:0000A43C arg_8
                                = dword ptr
                                             10h
.text:0000A43C arg_C
                                = dword ptr
                                             14h
.text:0000A43C
.text:0000A43C
                                push
                                        ebp
.text:0000A43D
                                mov
                                        ebp, esp
.text:0000A43F
                                        esp, 54h
                                sub
.text:0000A442
                                        edi
                                push
                                        ecx, [ebp+arg_8]
.text:0000A443
                                mov
.text:0000A446
                                xor
                                        edi, edi
.text:0000A448
                                        ecx, ecx
                                test
```

```
.text:0000A44A
                                push
                                         short loc_A466
.text:0000A44B
                                jle
.text:0000A44D
                                         esi, [ebp+arg_C]
                                mov
.text:0000A450
                                         edx, [ebp+arg_4]
                                mov
.text:0000A453
.text:0000A453 loc_A453:
                                                          ; CODE XREF: err_warn+28j
.text:0000A453
                                         eax, eax
                                xor
.text:0000A455
                                         al, [edx+edi]
                                mov
.text:0000A458
                                         eax, esi
                                xor
                                         esi, 3
.text:0000A45A
                                add
.text:0000A45D
                                         edi
                                inc
                                         edi, ecx
.text:0000A45E
                                cmp
.text:0000A460
                                mov
                                         [ebp+edi+var_55], al
.text:0000A464
                                         short loc_A453
                                jl
.text:0000A466
.text:0000A466 loc_A466:
                                                          ; CODE XREF: err_warn+Fj
.text:0000A466
                                         [ebp+edi+var_54], 0
                                mov
.text:0000A46B
                                mov
                                         eax, [ebp+arg_0]
.text:0000A46E
                                         eax, 18h
                                cmp
                                jnz
.text:0000A473
                                         short loc_A49C
.text:0000A475
                                         eax, [ebp+var_54]
                                lea
.text:0000A478
                                         eax
                                push
.text:0000A479
                                call
                                         status_line
.text:0000A47E
                                add
                                         esp, 4
.text:0000A481
.text:0000A481 loc_A481:
                                                          ; CODE XREF: err_warn+72j
                                         50h
.text:0000A481
                                push
                                push
.text:0000A483
                                         0
.text:0000A485
                                lea
                                         eax, [ebp+var_54]
.text:0000A488
                                push
                                         eax
.text:0000A489
                                call
                                         memset
.text:0000A48E
                                call
                                         pcv_refresh
.text:0000A493
                                add
                                         esp, OCh
.text:0000A496
                                         esi
                                pop
.text:0000A497
                                         edi
                                pop
.text:0000A498
                                mov
                                         esp, ebp
.text:0000A49A
                                         ebp
                                pop
.text:0000A49B
                                retn
.text:0000A49C ;
.text:0000A49C
.text:0000A49C loc_A49C:
                                                          ; CODE XREF: err_warn+37j
                                         0
.text:0000A49C
                                push
.text:0000A49E
                                lea
                                         eax, [ebp+var_54]
.text:0000A4A1
                                mov
                                         edx, [ebp+arg_0]
.text:0000A4A4
                                         edx
                                push
.text:0000A4A5
                                push
                                         eax
.text:0000A4A6
                                call
                                         pcv_lputs
.text:0000A4AB
                                add
                                         esp, OCh
.text:0000A4AE
                                         short loc_A481
                                jmp
.text:0000A4AE err_warn
                                endp
```

That's why I was unable to find error messages in the executable files, because they are encrypted, this is popular practice. Another call to SSQ() hashing function passes "offln" string to it and comparing result with 0xFE81 and 0x12A9. If it not so, it deals with some timer() function (maybe waiting for poorly connected dongle to be reconnected and check again?) and then decrypt another error message to dump.

```
.text:0000DA55 loc_DA55:
                                                           ; CODE XREF: sync_sys+24Cj
.text:0000DA55
                                         offset aOffln
                                                           ; "offln"
                                 push
.text:0000DA5A
                                 call
                                         SSQ
.text:0000DA5F
                                 add
                                         esp, 4
                                         dl, [ebx]
.text:0000DA62
                                 mov
.text:0000DA64
                                 mov
                                         esi, eax
```

```
.text:0000DA66
                                         dl, OBh
                                cmp
.text:0000DA69
                                         short loc_DA83
                                jnz
.text:0000DA6B
                                         esi, OFE81h
                                cmp
.text:0000DA71
                                         OK
                                jz
.text:0000DA77
                                         esi, OFFFFF8EFh
                                cmp
.text:0000DA7D
                                         OK
                                jz
.text:0000DA83
.text:0000DA83 loc_DA83:
                                                          ; CODE XREF: sync_sys+201j
.text:0000DA83
                                         cl, [ebx]
                                mov
.text:0000DA85
                                cmp
                                         cl, OCh
.text:0000DA88
                                         short loc_DA9F
                                jnz
                                         esi, 12A9h
.text:0000DA8A
                                cmp
.text:0000DA90
                                jz
                                         OK
.text:0000DA96
                                         esi, OFFFFFFF5h
                                cmp
.text:0000DA99
                                         ΠK
                                jz
.text:0000DA9F
.text:0000DA9F loc_DA9F:
                                                          ; CODE XREF: sync_sys+220j
                                         eax, [ebp+var_18]
.text:0000DA9F
                                mov
.text:0000DAA2
                                         eax, eax
                                test
.text:0000DAA4
                                jz
                                         short loc_DABO
.text:0000DAA6
                                         24h
                                push
.text:0000DAA8
                                call
                                         timer
.text:0000DAAD
                                add
                                         esp, 4
.text:0000DAB0
.text:0000DAB0 loc_DAB0:
                                                          ; CODE XREF: sync_sys+23Cj
.text:0000DAB0
                                         edi
                                inc
                                         edi, 3
.text:0000DAB1
                                cmp
.text:0000DAB4
                                jle
                                         short loc_DA55
.text:0000DAB6
                                mov
                                         eax, ds:net_env
.text:0000DABB
                                         eax, eax
                                test
.text:0000DABD
                                         short error
                                jz
.text:0000DAF7 error:
                                                          ; CODE XREF: sync_sys+255j
.text:0000DAF7
                                                          ; sync_sys+274j ...
.text:0000DAF7
                                mov
                                         [ebp+var_8], offset encrypted_error_message2
.text:0000DAFE
                                         [ebp+var_C], 17h
                                mov
.text:0000DB05
                                jmp
                                         decrypt_end_print_message
; this name I gave to label:
.text:0000D9B6 decrypt_end_print_message:
                                                          ; CODE XREF: sync_sys+29Dj
.text:0000D9B6
                                                            sync_sys+2ABj
.text:0000D9B6
                                         eax, [ebp+var_18]
                                mov
.text:0000D9B9
                                test
                                         eax, eax
.text:0000D9BB
                                         short loc_D9FB
                                jnz
.text:0000D9BD
                                         edx, [ebp+var_C]
                                mov
.text:0000D9C0
                                         ecx, [ebp+var_8]
                                mov
.text:0000D9C3
                                push
                                         edx
                                         20h
.text:0000D9C4
                                push
.text:0000D9C6
                                         ecx
                                push
.text:0000D9C7
                                push
                                         18h
.text:0000D9C9
                                call
                                         err_warn
.text:0000D9CE
                                push
                                         0Fh
.text:0000D9D0
                                         190h
                                push
.text:0000D9D5
                                call
                                         sound
.text:0000D9DA
                                         [ebp+var_18], 1
                                mov
                                         esp, 18h
.text:0000D9E1
                                add
.text:0000D9E4
                                call
                                         pcv_kbhit
```

Dongle bypassing is pretty straightforward: just patch all jumps after CMP the relevant instructions. Another option is to write our own SCO OpenServer driver.

### **7.1.3 Example #3: MS-DOS**

Another very old software for MS-DOS from 1995 also developed by a company disappeared long time ago.

In the pre-DOS extenders era, all the software for MS-DOS were mostly rely on 16-bit 8086 or 80286 CPUs, so en masse code was 16-bit. 16-bit code is mostly same as you already saw in this book, but all registers are 16-bit and there are less number of instructions available.

MS-DOS environment has no any system drivers, any program may deal with bare hardware via ports, so here you may see OUT/IN instructions, which are mostly present in drivers in our times (it is not possible to access ports directly in user mode in all modern OS).

Given that, the MS-DOS program working with a dongle should access LPT printer port directly. So we can just search for such instructions. And yes, here it is:

```
seg030:0034
                         out_port
                                         proc far
                                                                   ; CODE XREF: sent_pro+22p
seg030:0034
                                                                   ; sent_pro+2Ap ...
seg030:0034
seg030:0034
                                          = byte ptr 6
                         arg_0
seg030:0034
seg030:0034 55
                                          push
                                                  bp
seg030:0035 8B EC
                                          mov
                                                  bp, sp
seg030:0037 8B 16 7E E7
                                         mov
                                                  dx, _out_port; 0x378
seg030:003B 8A 46 06
                                                  al, [bp+arg_0]
                                          mov
seg030:003E EE
                                                  dx, al
                                          out
seg030:003F 5D
                                          pop
seg030:0040 CB
                                          retf
seg030:0040
                         out_port
                                          endp
```

(All label names in this example were given by me). out\_port() is referenced only in one function:

```
seg030:0041
                         sent_pro
                                          proc far
                                                                   ; CODE XREF: check_dongle+34p
seg030:0041
seg030:0041
                                          = byte ptr -3
                         var_3
seg030:0041
                         var_2
                                          = word ptr -2
seg030:0041
                                          = dword ptr 6
                         arg_0
seg030:0041
seg030:0041 C8 04 00 00
                                                  4, 0
                                          enter
seg030:0045 56
                                          push
                                                  si
seg030:0046 57
                                                  di
                                          push
seg030:0047 8B 16 82 E7
                                          mov
                                                  dx, _in_port_1; 0x37A
seg030:004B EC
                                                  al, dx
                                          in
seg030:004C 8A D8
                                                  bl, al
                                          mov
seg030:004E 80 E3 FE
                                                  bl, OFEh
                                          and
                                                  bl, 4
seg030:0051 80 CB 04
                                          or
seg030:0054 8A C3
                                                  al, bl
                                          mov
seg030:0056 88 46 FD
                                          mov
                                                   [bp+var_3], al
seg030:0059 80 E3 1F
                                                  bl, 1Fh
                                          and
seg030:005C 8A C3
                                                  al, bl
                                          mov
seg030:005E EE
                                                  dx, al
                                          out
```

```
seg030:005F 68 FF 00
                                               OFFh
                                       push
seg030:0062 0E
                                       push
                                                cs
seg030:0063 E8 CE FF
                                       call
                                               near ptr out_port
seg030:0066 59
                                       pop
seg030:0067 68 D3 00
                                               0D3h
                                       push
seg030:006A 0E
                                       push
                                               cs
seg030:006B E8 C6 FF
                                       call
                                               near ptr out_port
seg030:006E 59
                                       pop
                                               cx
seg030:006F 33 F6
                                               si, si
                                        xor
                                               short loc_359D4
seg030:0071 EB 01
                                        jmp
seg030:0073
seg030:0073
seg030:0073
                       loc_359D3:
                                                                ; CODE XREF: sent_pro+37j
seg030:0073 46
                                               si
                                       inc
seg030:0074
seg030:0074
                       loc_359D4:
                                                                ; CODE XREF: sent_pro+30j
seg030:0074 81 FE 96 00
                                       cmp
                                               si, 96h
seg030:0078 7C F9
                                                short loc_359D3
                                        jl
seg030:007A 68 C3 00
                                               0C3h
                                       push
seg030:007D 0E
                                       push
seg030:007E E8 B3 FF
                                       call
                                               near ptr out_port
seg030:0081 59
                                       pop
                                                СX
seg030:0082 68 C7 00
                                               0C7h
                                       push
seg030:0085 0E
                                       push
seg030:0086 E8 AB FF
                                       call
                                               near ptr out_port
seg030:0089 59
                                       pop
seg030:008A 68 D3 00
                                       push
                                               OD3h
seg030:008D 0E
                                       push
seg030:008E E8 A3 FF
                                               near ptr out_port
                                       call
seg030:0091 59
                                       pop
                                               CX
seg030:0092 68 C3 00
                                               0C3h
                                       push
seg030:0095 0E
                                       push
                                               cs
seg030:0096 E8 9B FF
                                       call
                                               near ptr out_port
seg030:0099 59
                                       pop
seg030:009A 68 C7 00
                                       push
                                               0C7h
seg030:009D 0E
                                       push
                                               cs
seg030:009E E8 93 FF
                                       call
                                               near ptr out_port
seg030:00A1 59
                                       pop
seg030:00A2 68 D3 00
                                               0D3h
                                       push
seg030:00A5 0E
                                       push
                                               cs
seg030:00A6 E8 8B FF
                                        call
                                               near ptr out_port
seg030:00A9 59
                                       pop
seg030:00AA BF FF FF
                                               di, OFFFFh
                                       mov
seg030:00AD EB 40
                                               short loc_35A4F
                                        jmp
seg030:00AF
                                _____
   -----
seg030:00AF
seg030:00AF
                       loc_35AOF:
                                                                ; CODE XREF: sent_pro+BDj
seg030:00AF BE 04 00
                                               si, 4
                                       mov
seg030:00B2
                       loc_35A12:
                                                                ; CODE XREF: sent_pro+ACj
seg030:00B2
seg030:00B2 D1 E7
                                       shl
                                               di, 1
seg030:00B4 8B 16 80 E7
                                       mov
                                               dx, _in_port_2; 0x379
seg030:00B8 EC
                                       in
                                                al, dx
seg030:00B9 A8 80
                                       test
                                               al, 80h
seg030:00BB 75 03
                                                short loc_35A20
                                        jnz
seg030:00BD 83 CF 01
                                               di, 1
                                        or
seg030:00C0
seg030:00C0
                       loc_35A20:
                                                               ; CODE XREF: sent_pro+7Aj
seg030:00C0 F7 46 FE 08+
                                                [bp+var_2], 8
                                        test
```

```
seg030:00C5 74 05
                                        jz
                                                 short loc_35A2C
seg030:00C7 68 D7 00
                                                 OD7h ; '+'
                                        push
                                                 short loc_35A37
seg030:00CA EB 0B
                                         jmp
seg030:00CC
seg030:00CC
seg030:00CC
                        loc_35A2C:
                                                                 ; CODE XREF: sent_pro+84j
seg030:00CC 68 C3 00
                                                 0C3h
                                        push
seg030:00CF 0E
                                        push
                                                 cs
seg030:00D0 E8 61 FF
                                        call
                                                 near ptr out_port
seg030:00D3 59
                                        pop
seg030:00D4 68 C7 00
                                                 0C7h
                                        push
seg030:00D7
seg030:00D7
                        loc_35A37:
                                                                 ; CODE XREF: sent_pro+89j
seg030:00D7 0E
                                        push
                                                 CS
seg030:00D8 E8 59 FF
                                         call
                                                 near ptr out_port
seg030:00DB 59
                                        pop
seg030:00DC 68 D3 00
                                        push
                                                 0D3h
seg030:00DF 0E
                                                 cs
                                        push
seg030:00E0 E8 51 FF
                                        call
                                                 near ptr out_port
seg030:00E3 59
                                        pop
seg030:00E4 8B 46 FE
                                                 ax, [bp+var_2]
                                        mov
seg030:00E7 D1 E0
                                        shl
                                                 ax, 1
seg030:00E9 89 46 FE
                                                 [bp+var_2], ax
                                        mov
seg030:00EC 4E
                                         dec
seg030:00ED 75 C3
                                                 short loc_35A12
                                         jnz
seg030:00EF
                        loc_35A4F:
seg030:00EF
                                                                 ; CODE XREF: sent_pro+6Cj
seg030:00EF C4 5E 06
                                        les
                                                 bx, [bp+arg_0]
seg030:00F2 FF 46 06
                                        inc
                                                 word ptr [bp+arg_0]
seg030:00F5 26 8A 07
                                                 al, es:[bx]
                                        mov
seg030:00F8 98
                                        cbw
seg030:00F9 89 46 FE
                                        mov
                                                 [bp+var_2], ax
seg030:00FC 0B C0
                                        or
                                                 ax, ax
seg030:00FE 75 AF
                                                 short loc_35AOF
                                        jnz
seg030:0100 68 FF 00
                                                 OFFh
                                        push
seg030:0103 0E
                                        push
                                                 cs
seg030:0104 E8 2D FF
                                        call
                                                 near ptr out_port
seg030:0107 59
                                        pop
seg030:0108 8B 16 82 E7
                                                 dx, _in_port_1; 0x37A
                                        mov
seg030:010C EC
                                                 al, dx
                                        in
                                                 cl, al
seg030:010D 8A C8
                                        mov
                                                 cl, 5Fh
seg030:010F 80 E1 5F
                                        and
seg030:0112 8A C1
                                                 al, cl
                                        mov
seg030:0114 EE
                                        out
                                                 dx, al
seg030:0115 EC
                                                 al, dx
                                        in
                                                 cl, al
seg030:0116 8A C8
                                        mov
seg030:0118 F6 C1 20
                                                 cl, 20h
                                        test
seg030:011B 74 08
                                                 short loc_35A85
                                        jz
seg030:011D 8A 5E FD
                                                 bl, [bp+var_3]
                                        mov
seg030:0120 80 E3 DF
                                                 bl, ODFh
                                        and
seg030:0123 EB 03
                                                 short loc_35A88
                                        jmp
seg030:0125
                                                ______
seg030:0125
seg030:0125
                        loc_35A85:
                                                                 ; CODE XREF: sent_pro+DAj
seg030:0125 8A 5E FD
                                                 bl, [bp+var_3]
                                        mov
seg030:0128
seg030:0128
                        loc_35A88:
                                                                 ; CODE XREF: sent_pro+E2j
seg030:0128 F6 C1 80
                                         test
                                                 cl, 80h
seg030:012B 74 03
                                                 short loc_35A90
                                         jz
```

seg030:012D	80 E	E3 7	F		and	bl,	7Fh
seg030:0130							
seg030:0130				loc_35A90:			<pre>; CODE XREF: sent_pro+EAj</pre>
seg030:0130	8B 1	6 8	2 E7		mov	dx,	_in_port_1 ; 0x37A
seg030:0134	8A C	23			mov	al,	bl
seg030:0136	EE				out	dx,	al
seg030:0137	8B (	7			mov	ax,	di
seg030:0139	5F				pop	di	
seg030:013A	5E				pop	si	
seg030:013B	C9				leave		
seg030:013C	CB				retf		
seg030:013C				sent_pro	endp		

It is also Sentinel Pro "hashing" dongle as in the previous example. I figured out its type by noticing that a text strings are also passed here and 16 bit values are also returned and compared with others.

So that is how Sentinel Pro is accessed via ports. Output port address is usually 0x378, i.e., printer port, the data to the old printers in pre-USB era were passed to it. The port is one-directional, because when it was developed, no one can imagined someone will need to transfer information from the printer <sup>4</sup>. The only way to get information from the printer, is a status register on port 0x379, it contain such bits as "paper out", "ack", "busy" —thus printer may signal to the host computer that it is ready or not and if a paper present in it. So the dongle return information from one of these bits, by one bit at each iteration.

\_in\_port\_2 has address of status word (0x379) and \_in\_port\_1 has control register address (0x37A).

It seems, the dongle return information via "busy" flag at seg030:00B9: each bit is stored in the DI register, later returned at the function end.

What all these bytes sent to output port mean? I don't know. Probably commands to the dongle. But generally speaking, it is not necessary to know: it is easy to solve our task without that knowledge.

Here is a dongle checking routine:

```
00000000 struct_0
                         struc ; (sizeof=0x1B)
00000000 field_0
                         db 25 dup(?)
                                                  ; string(C)
                         dw ?
00000019 _A
0000001B struct_0
                         ends
dseg:3CBC 61 63 72 75+_Q
                                      struct_0 <'hello', 01122h>
dseg:3CBC 6E 00 00 00+
                                                               ; DATA XREF: check_dongle+2Eo
... skipped ...
dseg:3E00 63 6F 66 66+
                                      struct_0 <'coffee', 7EB7h>
dseg:3E1B 64 6F 67 00+
                                      struct_0 <'dog', OFFADh>
dseg:3E36 63 61 74 00+
                                      struct_0 <'cat', OFF5Fh>
dseg:3E51 70 61 70 65+
                                      struct_0 <'paper', OFFDFh>
dseg:3E6C 63 6F 6B 65+
                                      struct_0 <'coke', 0F568h>
dseg:3E87 63 6C 6F 63+
                                      struct_0 <'clock', 55EAh>
                                      struct_0 <'dir', OFFAEh>
dseg:3EA2 64 69 72 00+
dseg:3EBD 63 6F 70 79+
                                      struct_0 <'copy', OF557h>
seg030:0145
                        check_dongle
                                                                 ; CODE XREF: sub_3771D+3EP
                                      proc far
seg030:0145
seg030:0145
                        var_6
                                        = dword ptr -6
                                        = word ptr -2
seg030:0145
                        var_2
seg030:0145
seg030:0145 C8 06 00 00
                                                 6, 0
                                        enter
seg030:0149 56
                                        push
                                                 si
seg030:014A 66 6A 00
                                        push
                                                 large 0
                                                                 ; newtime
seg030:014D 6A 00
                                        push
                                                                 ; cmd
seg030:014F 9A C1 18 00+
                                                 _biostime
                                         call
seg030:0154 52
                                                 dx
                                        push
seg030:0155 50
                                        push
                                                 ax
seg030:0156 66 58
                                        pop
                                                 eax
```

<sup>&</sup>lt;sup>4</sup>If to consider Centronics only. Following IEEE 1284 standard allows to transfer information from the printer.

7.1. DUNGLES			CHAPTER 1. MORE EXAMPLES
seg030:0158 83 C4 06		add	sp, 6
seg030:015B 66 89 46 B	FA	mov	[bp+var_6], eax
seg030:015F 66 3B 06 I	)8+	cmp	eax, _expiration
seg030:0164 7E 44		jle	short loc_35BOA
seg030:0166 6A 14		push	14h
seg030:0168 90		nop	
seg030:0169 0E		push	CS
seg030:016A E8 52 00		call	near ptr get_rand
seg030:016D 59		pop	cx
seg030:016E 8B F0		mov	si, ax
seg030:0170 6B CO 1B		imul	ax, 1Bh
seg030:0173 05 BC 3C		add	ax, offset _Q
seg030:0176 1E		push	ds
seg030:0177 50		push	ax
seg030:0178 0E		push	CS
seg030:0179 E8 C5 FE		call	near ptr sent_pro
seg030:017C 83 C4 04		add	sp, 4
seg030:017F 89 46 FE		mov	[bp+var_2], ax
seg030:0182 8B C6		mov	ax, si
seg030:0184 6B CO 12		imul	ax, 18
seg030:0187 66 0F BF 0	CO	movsx	eax, ax
seg030:018B 66 8B 56 B	FA.	mov	edx, [bp+var_6]
seg030:018F 66 03 D0		add	edx, eax
seg030:0192 66 89 16 I	)8+	mov	_expiration, edx
seg030:0197 8B DE		mov	bx, si
seg030:0199 6B DB 1B		imul	bx, 27
seg030:019C 8B 87 D5 3	BC	mov	ax, _QA[bx]
seg030:01A0 3B 46 FE		cmp	ax, [bp+var_2]
seg030:01A3 74 05		jz	short loc_35BOA
seg030:01A5 B8 01 00		mov	ax, 1
seg030:01A8 EB 02		jmp	short loc_35B0C
seg030:01AA	;		
seg030:01AA			
seg030:01AA	loc_35B0A:		; CODE XREF: check_dongle+1Fj
seg030:01AA			; check_dongle+5Ej
seg030:01AA 33 C0		xor	ax, ax
seg030:01AC			
seg030:01AC	loc_35B0C:		; CODE XREF: check_dongle+63j
seg030:01AC 5E		pop	si
seg030:01AD C9		leave	
seg030:01AE CB		retf	
seg030:01AE	check_dongle	endp	

Since the routine may be called too frequently, e.g., before each important software feature executing, and the dongle accessing process is generally slow (because of slow printer port and also slow MCU<sup>5</sup> in the dongle), so they probably added a way to skip dongle checking too often, using checking current time in biostime() function.

get\_rand() function uses standard C function:

seg030:01BF	get_rand	proc far	; CODE XREF: check_dongle+25p
seg030:01BF			
seg030:01BF	arg_0	= word ptr	6
seg030:01BF			
seg030:01BF 55		push bp	
seg030:01C0 8B	EC	mov bp,	sp
seg030:01C2 9A	3D 21 00+	call _ra	nd
seg030:01C7 66	OF BF CO	movsx eax	, ax
seg030:01CB 66	OF BF 56+	movsx edx	, [bp+arg_0]
seg030:01D0 66	OF AF C2	imul eax	, edx
seg030:01D4 66	BB 00 80+	mov ebx	, 8000h

<sup>&</sup>lt;sup>5</sup>Microcontroller unit

seg030:01DA 6	6 99		cdq			
seg030:01DC 6	6 F7 FB		idiv	ebx		
seg030:01DF 5	D		pop	bp		
seg030:01E0 0	В		retf			
seg030:01E0		get_rand	endp			

So the text string is selected randomly, passed into dongle, and then the result of hashing is compared with correct value. Text strings are seems to be chosen randomly as well.

And that is how the main dongle checking function is called:

```
seg033:087B 9A 45 01 96+
                                         call
                                                  check_dongle
seg033:0880 OB CO
                                         or
                                                  ax, ax
seg033:0882 74 62
                                         jz
                                                  short OK
seg033:0884 83 3E 60 42+
                                                  word_620E0, 0
                                         cmp
seg033:0889 75 5B
                                         jnz
                                                  short OK
seg033:088B FF 06 60 42
                                                  word_620E0
                                         inc
seg033:088F 1E
                                         push
                                                  ds
seg033:0890 68 22 44
                                                  offset aTrupcRequiresA; "This Software Requires
                                         push
   a Software Lock\n"
seg033:0893 1E
                                         push
seg033:0894 68 60 E9
                                         push
                                                  offset byte_6C7E0 ; dest
seg033:0897 9A 79 65 00+
                                                  _strcpy
                                         call
seg033:089C 83 C4 08
                                         add
                                                  sp, 8
seg033:089F 1E
                                         push
seg033:08A0 68 42 44
                                                  offset aPleaseContactA; "Please Contact ..."
                                         push
seg033:08A3 1E
                                         push
seg033:08A4 68 60 E9
                                         push
                                                  offset byte_6C7E0 ; dest
seg033:08A7 9A CD 64 00+
                                         call
                                                  _strcat
```

Dongle bypassing is easy, just force the check\_dongle() function to always return 0. For example, by inserting this code at its beginning:

```
mov ax,0 retf
```

### **MS-DOS** memory model

Observant reader might recall that strcpy() C function usually requires two pointers in arguments, but we saw how 4 values are passed:

seg033:088F 1E	push	ds
seg033:0890 68 22 44	push	offset aTrupcRequiresA ; "This Software Requires
a Software Lock\n"		
seg033:0893 1E	push	ds
seg033:0894 68 60 E9	push	offset byte_6C7E0 ; dest
seg033:0897 9A 79 65 00+	call	_strcpy
seg033:089C 83 C4 08	add	sp, 8

What it means? Oh yes, that is another MS-DOS and 8086 weird artefact.

8086/8088 was a 16-bit CPU, but was able to address 20-bit address RAM (thus resulting 1MB external memory). External memory address space was divided between RAM (640KB max), ROM<sup>6</sup>, windows for video memory, EMS cards, etc.

Let's also recall that 8086/8088 was in fact inheritor of 8-bit 8080 CPU. The 8080 has 16-bit memory spaces, i.e., it was able to address only 64KB. And probably of old software porting reason<sup>7</sup>, 8086 can support 64KB windows, many of them placed simultaneously within 1MB address space. This is some kind of toy-level virtualization. All 8086 registers are 16-bit, so to address more, a special segment registers (CS, DS, ES, SS) were introduced. Each 20-bit pointer is calculated using values from a segment register and an address register pair (e.g. DS:BX) as follows:

$$real\_address = (segment\_register \ll 4) + address\_register$$

<sup>&</sup>lt;sup>6</sup>Read-only memory

<sup>&</sup>lt;sup>7</sup>I'm not 100% sure here

For example, graphics (EGA<sup>8</sup>, VGA<sup>9</sup>) video RAM window on old IBM PC-compatibles has size of 64KB. For accessing it, a 0xA000 value should be stored in one of segment registers, e.g. into DS. Then DS:0 will address the very first byte of video RAM and DS:0xFFFF is the very last byte of RAM. The real address on 20-bit address bus, however, will range from 0xA0000 to 0xAFFFF.

The program may contain hardcoded addresses like 0x1234, but OS may need to load program on arbitrary addresses, so it recalculate segment register values in such way, so the program will not care about where in the RAM it is placed.

So, any pointer it old MS-DOS environment was in fact consisted of segment address and the address inside segment, i.e., two 16-bit values. 20-bit was enough for that, though, but one will need to recalculate the addresses very often: passing more information on stack is seems better space/convenience balance.

By the way, because of all this, it was not possible to allocate the memory block larger than 64KB.

So as you may see, stropy() and any other function taking pointer(s) in arguments, works with 16-bit pairs.

Let's back to our example. DS is currently set to data segment located in the executable, that is where the text string is stored.

In the sent\_pro() function, each byte of string is loaded at seg030:00EF: the LES instruction loads ES:BX pair simultaneously from the passed argument. The MOV at seg030:00F5 loads the byte from the memory to which ES:BX pair points.

At seg030:00F2 only 16-bit word is incremented, not segment value. This means, the string passed to the function cannot be located on two data segments boundaries.

Segment registers were reused at 80286 as selectors, serving different function.

When 80386 CPU and computers with bigger RAM were introduced, MS-DOS was still popular, so the DOS extenders are emerged: these were in fact a step toward "serious" OS, switching CPU into protected mode and providing much better memory APIs for the programs which still needs to be runned from MS-DOS. Widely popular examples include DOS/4GW (DOOM video game was compiled for it), Phar Lap, PMODE.

By the way, the same was of addressing memory was in 16-bit line of Windows 3.x, before Win32.

## 7.2 "QR9": Rubik's cube inspired amateur crypto-algorithm

Sometimes amateur cryptosystems appear to be pretty bizarre.

I was asked to reverse engineer an amateur cryptoalgorithm of some data crypting utility, source code of which was lost<sup>10</sup>. Here is also IDA exported listing from original crypting utility:

```
.text:00541000 set_bit
                                                         ; CODE XREF: rotate1+42
                                proc near
.text:00541000
                                                          ; rotate2+42 ...
.text:00541000
.text:00541000 arg_0
                                = dword ptr 4
.text:00541000 arg_4
                                = dword ptr
.text:00541000 arg_8
                                = dword ptr 0Ch
.text:00541000 arg_C
                                = byte ptr 10h
.text:00541000
.text:00541000
                                        al, [esp+arg_C]
                                mov
.text:00541004
                                        ecx, [esp+arg_8]
                                mov
.text:00541008
                                push
                                        esi
.text:00541009
                                        esi, [esp+4+arg_0]
                                mov
.text:0054100D
                                        al, al
                                test
.text:0054100F
                                        eax, [esp+4+arg_4]
                                mov
.text:00541013
                                        dl, 1
                                mov
.text:00541015
                                jz
                                        short loc_54102B
.text:00541017
                                shl
                                        dl, cl
.text:00541019
                                        cl, cube64[eax+esi*8]
                                mov
.text:00541020
                                or
                                        cl, dl
.text:00541022
                                        cube64[eax+esi*8], cl
                                mov
.text:00541029
                                pop
.text:0054102A
                                retn
.text:0054102B ; -----
.text:0054102B
.text:0054102B loc_54102B:
                                                          ; CODE XREF: set_bit+15
.text:0054102B
                                shl
                                        dl, cl
```

<sup>&</sup>lt;sup>8</sup>Enhanced Graphics Adapter

<sup>&</sup>lt;sup>9</sup>Video Graphics Array

<sup>&</sup>lt;sup>10</sup>I also got permit from customer to publish the algorithm details

```
.text:0054102D
                          mov
                                cl, cube64[eax+esi*8]
.text:00541034
                          not
.text:00541036
                                cl, dl
                          and
                                cube64[eax+esi*8], cl
.text:00541038
                          mov
.text:0054103F
                          pop
.text:00541040
                         retn
.text:00541040 set_bit
                          endp
.text:00541040
.text:00541040 ; -----
.text:00541041
                         align 10h
.text:00541050
.text:00541050
.text:00541050
.text:00541050 get_bit proc near
                                              ; CODE XREF: rotate1+16
.text:00541050
                                              ; rotate2+16 ...
.text:00541050
                       = dword ptr 4
.text:00541050 arg_0
                          = dword ptr 8
.text:00541050 arg_4
                          = byte ptr OCh
.text:00541050 arg_8
.text:00541050
.text:00541050
                         mov
                                eax, [esp+arg_4]
                                ecx, [esp+arg_0]
.text:00541054
                         mov
.text:00541058
                                al, cube64[eax+ecx*8]
                          mov
                                cl, [esp+arg_8]
.text:0054105F
                         mov
                                al, cl
.text:00541063
                         shr
                                al, 1
.text:00541065
                          and
.text:00541067
                          retn
.text:00541067 get_bit
                          endp
.text:00541067
.text:00541068
                         align 10h
.text:00541070
.text:00541070
.text:00541070
.text:00541070 rotate1 proc near
                                              ; CODE XREF: rotate_all_with_password+8E
.text:00541070
.text:00541070 internal_array_64= byte ptr -40h
                         = dword ptr 4
.text:00541070 arg_0
.text:00541070
.text:00541070
                          sub
                                esp, 40h
.text:00541073
                          push
                                ebx
.text:00541074
                          push
                                ebp
.text:00541075
                                ebp, [esp+48h+arg_0]
                         mov
.text:00541079
                         push
                                esi
.text:0054107A
                         push
                                edi
                                edi, edi ; EDI is loop1 counter
.text:0054107B
                         xor
.text:0054107D
                                ebx, [esp+50h+internal_array_64]
                          lea
.text:00541081
.text:00541081 first_loop1_begin:
                                              ; CODE XREF: rotate1+2E
                                             ; ESI is loop2 counter
.text:00541081
                                esi, esi
.text:00541083
.text:00541083 first_loop2_begin:
                                              ; CODE XREF: rotate1+25
.text:00541083
                          push
                                ebp
                                              ; arg_0
.text:00541084
                                esi
                          push
.text:00541085
                                edi
                          push
.text:00541086
                          call
                                get_bit
.text:0054108B
                          add
                                esp, OCh
.text:0054108E
                          mov
                                 [ebx+esi], al ; store to internal array
.text:00541091
                          inc
```

```
.text:00541092
                              cmp
                                      esi, 8
.text:00541095
                                      short first_loop2_begin
                              jl
.text:00541097
                              inc
                                      edi
                              add
                                      ebx, 8
.text:00541098
.text:0054109B
                              cmp
                                      edi, 8
.text:0054109E
                              jl
                                      short first_loop1_begin
.text:005410A0
                              lea
                                      ebx, [esp+50h+internal_array_64]
.text:005410A4
                                                      ; EDI is loop1 counter, initial state is 7
                              mov
.text:005410A9
                                                      ; CODE XREF: rotate1+57
.text:005410A9 second_loop1_begin:
                                                      ; ESI is loop2 counter
.text:005410A9
                                      esi, esi
.text:005410AB
.text:005410AB second_loop2_begin:
                                                      ; CODE XREF: rotate1+4E
.text:005410AB
                                      al, [ebx+esi] ; value from internal array
                              mov
.text:005410AE
                              push
                                      eax
                              push
.text:005410AF
                                      ebp
                                                      ; arg_0
.text:005410B0
                                      edi
                              push
.text:005410B1
                              push
                                      esi
.text:005410B2
                                      set_bit
                              call
.text:005410B7
                              add
                                      esp, 10h
.text:005410BA
                                                      ; increment loop2 counter
                              inc
                                      esi
.text:005410BB
                              cmp
                                      esi, 8
.text:005410BE
                              jl
                                      short second_loop2_begin
.text:005410C0
                              dec
                                                     ; decrement loop2 counter
.text:005410C1
                              add
                                      ebx, 8
.text:005410C4
                                      edi, OFFFFFFFh
                              cmp
.text:005410C7
                                      short second_loop1_begin
                              jg
.text:005410C9
                              pop
.text:005410CA
                              pop
.text:005410CB
                                      ebp
                              pop
.text:005410CC
                              pop
                                      ebx
.text:005410CD
                                      esp, 40h
                              add
.text:005410D0
                              retn
.text:005410D0 rotate1
                              endp
.text:005410D0
.text:005410D0 ; -----
.text:005410D1
                              align 10h
.text:005410E0
.text:005410E0
.text:005410E0
.text:005410E0 rotate2
                             proc near
                                                      ; CODE XREF: rotate_all_with_password+7A
.text:005410E0
.text:005410E0 internal_array_64= byte ptr -40h
.text:005410E0 arg_0
                             = dword ptr 4
.text:005410E0
.text:005410E0
                              sub
                                      esp, 40h
.text:005410E3
                                      ebx
                              push
.text:005410E4
                              push
                                      ebp
.text:005410E5
                                      ebp, [esp+48h+arg_0]
                              mov
.text:005410E9
                              push
                                      esi
                              push
.text:005410EA
                                      edi
.text:005410EB
                                      edi, edi
                                                      ; loop1 counter
                              xor
.text:005410ED
                              lea
                                      ebx, [esp+50h+internal_array_64]
.text:005410F1
.text:005410F1 loc_5410F1:
                                                      ; CODE XREF: rotate2+2E
.text:005410F1
                                      esi, esi
                                                      ; loop2 counter
                              xor
.text:005410F3
.text:005410F3 loc_5410F3:
                                                      ; CODE XREF: rotate2+25
.text:005410F3
                              push
                                      esi
                                                      ; loop2
.text:005410F4
                                      edi
                              push
                                                     ; loop1
```

```
.text:005410F5
                              push
                                      ebp
                                                     ; arg_0
.text:005410F6
                                     get_bit
                              call
                                      esp, OCh
.text:005410FB
                              add
                                      [ebx+esi], al
                                                     ; store to internal array
.text:005410FE
                              mov
.text:00541101
                              inc
                                      esi
                                                     ; increment loop1 counter
.text:00541102
                              cmp
                                     esi, 8
.text:00541105
                                     short loc_5410F3
                              jl
.text:00541107
                                     edi
                                                     ; increment loop2 counter
                              inc
.text:00541108
                              add
                                     ebx, 8
.text:0054110B
                              cmp
                                     edi, 8
                                     short loc_5410F1
.text:0054110E
                              jl
                                     ebx, [esp+50h+internal_array_64]
.text:00541110
                              lea
.text:00541114
                              mov
                                                     ; loop1 counter is initial state 7
.text:00541119
                                                     ; CODE XREF: rotate2+57
.text:00541119 loc_541119:
.text:00541119
                              xor
                                     esi, esi
                                                     ; loop2 counter
.text:0054111B
                                                     ; CODE XREF: rotate2+4E
.text:0054111B loc_54111B:
                                      al, [ebx+esi]
                                                     ; get byte from internal array
.text:0054111B
                              mov
.text:0054111E
                              push
                                     eax
                                                     ; loop1 counter
.text:0054111F
                              push
                                     edi
                                                    ; loop2 counter
.text:00541120
                                     esi
                             push
                                     ebp
.text:00541121
                              push
                                                     ; arg_0
.text:00541122
                              call
                                     set_bit
.text:00541127
                              add
                                     esp, 10h
.text:0054112A
                              inc
                                                     ; increment loop2 counter
                                     esi
                                     esi, 8
.text:0054112B
                              cmp
.text:0054112E
                              jl
                                      short loc_54111B
                                                     ; decrement loop2 counter
.text:00541130
                              dec
                                     edi
.text:00541131
                              add
                                     ebx, 8
.text:00541134
                                     edi, OFFFFFFFh
                              cmp
.text:00541137
                                     short loc_541119
                             jg
.text:00541139
                                     edi
                             pop
.text:0054113A
                                     esi
                             pop
.text:0054113B
                                     ebp
                             pop
.text:0054113C
                                     ebx
                             pop
.text:0054113D
                              add
                                     esp, 40h
.text:00541140
                             retn
.text:00541140 rotate2
                              endp
.text:00541140
.text:00541140 ; -----
.text:00541141
                              align 10h
.text:00541150
.text:00541150
.text:00541150
                                                     ; CODE XREF: rotate_all_with_password+66
.text:00541150 rotate3
                             proc near
.text:00541150
.text:00541150 var_40
                             = byte ptr -40h
.text:00541150 arg_0
                             = dword ptr 4
.text:00541150
.text:00541150
                              sub
                                      esp, 40h
.text:00541153
                                     ebx
                             push
.text:00541154
                             push
                                     ebp
                                     ebp, [esp+48h+arg_0]
.text:00541155
                             mov
.text:00541159
                              push
                                     esi
.text:0054115A
                                     edi
                              push
                                     edi, edi
.text:0054115B
                              xor
.text:0054115D
                                     ebx, [esp+50h+var_40]
                              lea
.text:00541161
.text:00541161 loc_541161:
                                                     ; CODE XREF: rotate3+2E
```

```
.text:00541161
                              xor
                                      esi, esi
.text:00541163
.text:00541163 loc_541163:
                                                      ; CODE XREF: rotate3+25
.text:00541163
                              push
                                      esi
.text:00541164
                                      ebp
                              push
.text:00541165
                                      edi
                              push
.text:00541166
                              call
                                      get_bit
.text:0054116B
                              add
                                      esp, OCh
.text:0054116E
                              mov
                                      [ebx+esi], al
.text:00541171
                              inc
                                      esi
.text:00541172
                                      esi, 8
                              cmp
.text:00541175
                              jl
                                      short loc_541163
.text:00541177
                              inc
.text:00541178
                              add
                                      ebx, 8
                                      edi, 8
.text:0054117B
                              cmp
.text:0054117E
                              jl
                                      short loc_541161
.text:00541180
                                      ebx, ebx
                              xor
.text:00541182
                              lea
                                      edi, [esp+50h+var_40]
.text:00541186
.text:00541186 loc_541186:
                                                      ; CODE XREF: rotate3+54
.text:00541186
                                      esi, 7
                              mov
.text:0054118B
.text:0054118B loc_54118B:
                                                      ; CODE XREF: rotate3+4E
.text:0054118B
                                      al, [edi]
                              mov
.text:0054118D
                                      eax
                              push
.text:0054118E
                              push
                                      ebx
.text:0054118F
                              push
                                      ebp
.text:00541190
                              push
                                      esi
.text:00541191
                              call
                                      set_bit
.text:00541196
                              add
                                      esp, 10h
.text:00541199
                                      edi
                              inc
.text:0054119A
                              dec
.text:0054119B
                              cmp
                                      esi, OFFFFFFFh
.text:0054119E
                                      short loc_54118B
                              jg
.text:005411A0
                              inc
                                      ebx
.text:005411A1
                              cmp
                                      ebx, 8
                              jl
                                      short loc_541186
.text:005411A4
.text:005411A6
                                      edi
                              pop
.text:005411A7
                                      esi
                              pop
.text:005411A8
                                      ebp
                              pop
.text:005411A9
                                      ebx
                              pop
                                      esp, 40h
.text:005411AA
                              add
.text:005411AD
                              retn
.text:005411AD rotate3
                              endp
.text:005411AD
.text:005411AD ; -----
.text:005411AE
                              align 10h
.text:005411B0
.text:005411B0
.text:005411B0
                                                      ; CODE XREF: crypt+1F
.text:005411B0 rotate_all_with_password proc near
.text:005411B0
                                                      ; decrypt+36
.text:005411B0
.text:005411B0 arg_0
                              = dword ptr 4
.text:005411B0 arg_4
                              = dword ptr 8
.text:005411B0
                                      eax, [esp+arg_0]
.text:005411B0
                              mov
.text:005411B4
                                      ebp
                              push
.text:005411B5
                              mov
                                      ebp, eax
.text:005411B7
                                      byte ptr [eax], 0
                              cmp
```

```
.text:005411BA
                                        exit
                                jz
.text:005411C0
                                push
                                        ebx
.text:005411C1
                                        ebx, [esp+8+arg_4]
                                mov
.text:005411C5
                                push
                                        esi
.text:005411C6
                                        edi
                                push
.text:005411C7
.text:005411C7 loop_begin:
                                                         ; CODE XREF: rotate_all_with_password+9F
.text:005411C7
                                        eax, byte ptr [ebp+0]
                                movsx
.text:005411CB
                                push
                                                         ; C
.text:005411CC
                                call
                                         _tolower
.text:005411D1
                                add
                                        esp, 4
                                        al, 'a'
.text:005411D4
                                cmp
.text:005411D6
                                jl
                                        short next_character_in_password
.text:005411D8
                                        al, 'z'
                                cmp
.text:005411DA
                                        short next_character_in_password
                                jg
.text:005411DC
                                movsx
                                        ecx, al
.text:005411DF
                                        ecx, 'a'
                                sub
                                        ecx, 24
.text:005411E2
                                cmp
.text:005411E5
                                        short skip_subtracting
                                jle
.text:005411E7
                                sub
                                        ecx, 24
.text:005411EA
.text:005411EA skip_subtracting:
                                                         ; CODE XREF: rotate_all_with_password+35
.text:005411EA
                                mov
                                        eax, 5555556h
.text:005411EF
                                imul
                                        ecx
.text:005411F1
                                mov
                                        eax, edx
.text:005411F3
                                shr
                                        eax, 1Fh
.text:005411F6
                                        edx, eax
                                add
.text:005411F8
                                mov
                                        eax, ecx
.text:005411FA
                                mov
                                        esi, edx
.text:005411FC
                                        ecx, 3
                                mov
.text:00541201
                                cdq
.text:00541202
                                idiv
                                        ecx
.text:00541204
                                sub
                                        edx, 0
.text:00541207
                                        short call_rotate1
                                jz
.text:00541209
                                dec
                                        edx
.text:0054120A
                                        short call_rotate2
                                jz
.text:0054120C
                                dec
.text:0054120D
                                jnz
                                        short next_character_in_password
.text:0054120F
                                test
                                        ebx, ebx
.text:00541211
                                jle
                                        short next_character_in_password
.text:00541213
                                mov
                                        edi, ebx
.text:00541215
.text:00541215 call_rotate3:
                                                         ; CODE XREF: rotate_all_with_password+6F
.text:00541215
                                push
                                        esi
.text:00541216
                                call
                                        rotate3
                                add
.text:0054121B
                                        esp, 4
.text:0054121E
                                dec
                                        edi
.text:0054121F
                                jnz
                                        short call_rotate3
.text:00541221
                                jmp
                                        short next_character_in_password
.text:00541223 ; -----
.text:00541223
.text:00541223 call_rotate2:
                                                         ; CODE XREF: rotate_all_with_password+5A
.text:00541223
                                test
                                        ebx, ebx
.text:00541225
                                jle
                                        short next_character_in_password
.text:00541227
                                mov
                                        edi, ebx
.text:00541229
.text:00541229 loc_541229:
                                                         ; CODE XREF: rotate_all_with_password+83
.text:00541229
                                push
                                        esi
.text:0054122A
                                call
                                        rotate2
.text:0054122F
                                add
                                        esp, 4
.text:00541232
                                dec
                                        edi
```

```
.text:00541233
                              jnz
                                     short loc_541229
.text:00541235
                              jmp
                                     short next_character_in_password
.text:00541237 ; -----
.text:00541237
.text:00541237 call_rotate1:
                                                     ; CODE XREF: rotate_all_with_password+57
.text:00541237
                                     ebx, ebx
                              test
.text:00541239
                              jle
                                     short next_character_in_password
.text:0054123B
                             mov
                                     edi, ebx
.text:0054123D
.text:0054123D loc_54123D:
                                                     ; CODE XREF: rotate_all_with_password+97
.text:0054123D
                             push
                                     esi
.text:0054123E
                              call
                                     rotate1
.text:00541243
                              add
                                     esp, 4
.text:00541246
                              dec
                                     edi
.text:00541247
                                     short loc_54123D
                              jnz
.text:00541249
.text:00541249 next_character_in_password:
                                                     ; CODE XREF: rotate_all_with_password+26
.text:00541249
                                                     ; rotate_all_with_password+2A ...
.text:00541249
                                     al, [ebp+1]
                             mov
.text:0054124C
                              inc
                                     ebp
                                     al, al
.text:0054124D
                              test
                                     loop_begin
.text:0054124F
                             jnz
.text:00541255
                             pop
                                     edi
.text:00541256
                                     esi
                             pop
.text:00541257
                                     ebx
                             pop
.text:00541258
.text:00541258 exit:
                                                     ; CODE XREF: rotate_all_with_password+A
.text:00541258
                             pop
                                     ebp
.text:00541259
                             retn
.text:00541259 rotate_all_with_password endp
.text:00541259
.text:00541259 ; -----
.text:0054125A
                             align 10h
.text:00541260
.text:00541260
.text:00541260
.text:00541260 crypt
                                                     ; CODE XREF: crypt_file+8A
                            proc near
.text:00541260
.text:00541260 arg_0
                             = dword ptr 4
.text:00541260 arg_4
                             = dword ptr 8
                             = dword ptr 0Ch
.text:00541260 arg_8
.text:00541260
.text:00541260
                             push
                                     ebx
.text:00541261
                                     ebx, [esp+4+arg_0]
                             mov
.text:00541265
                             push
                                     ebp
.text:00541266
                             push
                                     esi
                             push
.text:00541267
                                     edi
.text:00541268
                             xor
                                     ebp, ebp
.text:0054126A
.text:0054126A loc_54126A:
                                                     ; CODE XREF: crypt+41
.text:0054126A
                                     eax, [esp+10h+arg_8]
                             mov
.text:0054126E
                                     ecx, 10h
                             mov
                                     esi, ebx
.text:00541273
                             mov
.text:00541275
                             mov
                                     edi, offset cube64
.text:0054127A
                             push
.text:0054127C
                              push
                                     eax
.text:0054127D
                              rep movsd
.text:0054127F
                                     rotate_all_with_password
                              call
                                     eax, [esp+18h+arg_4]
.text:00541284
                              mov
.text:00541288
                                     edi, ebx
                              mov
```

```
.text:0054128A
                               add
                                       ebp, 40h
.text:0054128D
                                       esp, 8
                               add
.text:00541290
                                       ecx, 10h
                              mov
                                       esi, offset cube64
.text:00541295
                              mov
.text:0054129A
                               add
                                       ebx, 40h
.text:0054129D
                                       ebp, eax
                               cmp
.text:0054129F
                              rep movsd
.text:005412A1
                                       short loc_54126A
                              jl
.text:005412A3
                              pop
.text:005412A4
                              pop
.text:005412A5
                                       ebp
                              pop
.text:005412A6
                              pop
                                       ebx
.text:005412A7
                              retn
.text:005412A7 crypt
                              endp
.text:005412A7
.text:005412A7 ; -----
                                           ______
.text:005412A8
                              align 10h
.text:005412B0
.text:005412B0 ; ======== S U B R O U T I N E =========
.text:005412B0
.text:005412B0
.text:005412B0 ; int __cdecl decrypt(int, int, void *Src)
.text:005412B0 decrypt
                             proc near
                                                       ; CODE XREF: decrypt_file+99
.text:005412B0
                              = dword ptr 4
.text:005412B0 arg_0
                              = dword ptr 8
.text:005412B0 arg_4
                              = dword ptr OCh
.text:005412B0 Src
.text:005412B0
                                       eax, [esp+Src]
.text:005412B0
                              mov
.text:005412B4
                              push
                                       ebx
.text:005412B5
                                       ebp
                              push
.text:005412B6
                              push
                                       esi
.text:005412B7
                                      edi
                              push
.text:005412B8
                                       eax
                                                       ; Src
                              push
.text:005412B9
                              call
                                       __strdup
                                                       ; Str
.text:005412BE
                              push
.text:005412BF
                              mov
                                       [esp+18h+Src], eax
.text:005412C3
                              call
                                       __strrev
.text:005412C8
                              mov
                                       ebx, [esp+18h+arg_0]
.text:005412CC
                                       esp, 8
                               add
.text:005412CF
                                       ebp, ebp
                               xor
.text:005412D1
.text:005412D1 loc_5412D1:
                                                       ; CODE XREF: decrypt+58
.text:005412D1
                                       ecx, 10h
                              mov
.text:005412D6
                                       esi, ebx
                              mov
.text:005412D8
                                       edi, offset cube64
                              mov
.text:005412DD
                              push
.text:005412DF
                              rep movsd
.text:005412E1
                                       ecx, [esp+14h+Src]
                              mov
.text:005412E5
                              push
                                       ecx
.text:005412E6
                               call
                                       rotate_all_with_password
.text:005412EB
                                       eax, [esp+18h+arg_4]
                              mov
.text:005412EF
                                       edi, ebx
                              mov
.text:005412F1
                              add
                                       ebp, 40h
.text:005412F4
                               add
                                       esp, 8
.text:005412F7
                              mov
                                       ecx, 10h
.text:005412FC
                                       esi, offset cube64
                              mov
                                       ebx, 40h
.text:00541301
                               add
.text:00541304
                                       ebp, eax
                               cmp
.text:00541306
                               rep movsd
.text:00541308
                                       short loc_5412D1
                               jl
```

```
edx, [esp+10h+Src]
.text:0054130A
.text:0054130E
                           push
                                                 ; Memory
.text:0054130F
                           call
                                   _free
.text:00541314
                           add
                                   esp, 4
.text:00541317
                                   edi
                           pop
.text:00541318
                                   esi
                           pop
.text:00541319
                                   ebp
                           pop
.text:0054131A
                                   ebx
                           pop
.text:0054131B
                           retn
.text:0054131B decrypt
                           endp
.text:0054131B
.text:0054131C
                           align 10h
.text:00541320
.text:00541320 ; ======= S U B R O U T I N E =================
.text:00541320
.text:00541320
.text:00541320 ; int __cdecl crypt_file(int Str, char *Filename, int password)
                                                 ; CODE XREF: _main+42
.text:00541320 crypt_file proc near
.text:00541320
.text:00541320 Str
                           = dword ptr 4
.text:00541320 Filename
                           = dword ptr 8
                           = dword ptr OCh
.text:00541320 password
.text:00541320
.text:00541320
                           mov
                                   eax, [esp+Str]
.text:00541324
                           push
                                   ebp
                                   offset Mode ; "rb"
.text:00541325
                           push
                                                ; Filename
                                   eax
.text:0054132A
                           push
                                   _fopen
                           call
.text:0054132B
                                                ; open file
.text:00541330
                           mov
                                  ebp, eax
.text:00541332
                           add
                                  esp, 8
.text:00541335
                           test ebp, ebp
.text:00541337
                           jnz
                                  short loc_541348
                           push
                                  offset Format ; "Cannot open input file!\n"
.text:00541339
.text:0054133E
                           call
                                   _printf
.text:00541343
                           add
                                   esp, 4
.text:00541346
                                   ebp
                          pop
.text:00541347
                           retn
.text:00541348 ; -----
.text:00541348
.text:00541348 loc_541348:
                                                 ; CODE XREF: crypt_file+17
.text:00541348
                                   ebx
                           push
.text:00541349
                           push
                                   esi
.text:0054134A
                           push
                                   edi
.text:0054134B
                                  2
                                                 ; Origin
                           push
                                                ; Offset
.text:0054134D
                           push 0
                                                 ; File
.text:0054134F
                           push ebp
.text:00541350
                                  _fseek
                           call
                                  ebp
.text:00541355
                           push
                                                 ; File
.text:00541356
                                   _ftell
                                                 ; get file size
                           call
.text:0054135B
                           push
                                   0
                                                 ; Origin
                                                ; Offset
                                   0
.text:0054135D
                           push
                                                ; File
.text:0054135F
                                   ebp
                           push
.text:00541360
                           mov
                                   [esp+2Ch+Str], eax
                                   _fseek
.text:00541364
                           call
                                                 ; rewind to start
.text:00541369
                           mov
                                   esi, [esp+2Ch+Str]
                                   esi, OFFFFFCOh ; reset all lowest 6 bits
.text:0054136D
                           and
                                   esi, 40h ; align size to 64-byte border
.text:00541370
                           add
.text:00541373
                                   esi
                                                 ; Size
                           push
                                   _malloc
.text:00541374
                           call
.text:00541379
                                  ecx, esi
                           mov
```

```
.text:0054137B
                             mov
                                     ebx, eax
                                                    ; allocated buffer pointer -> to EBX
.text:0054137D
                             mov
                                     edx, ecx
.text:0054137F
                                     eax, eax
                             xor
                                     edi, ebx
.text:00541381
                             mov
.text:00541383
                                     ebp
                                                    ; File
                             push
.text:00541384
                             shr
                                     ecx, 2
.text:00541387
                             rep stosd
.text:00541389
                             mov
                                     ecx, edx
.text:0054138B
                                     1
                                                    ; Count
                             push
.text:0054138D
                             and
                                     ecx, 3
                                                    ; memset (buffer, 0, aligned_size)
.text:00541390
                             rep stosb
.text:00541392
                             mov
                                     eax, [esp+38h+Str]
.text:00541396
                             push
                                                    ; ElementSize
.text:00541397
                             push
                                     ebx
                                                    ; DstBuf
                                     _fread
                                                    ; read file
.text:00541398
                             call
                                                    ; File
.text:0054139D
                             push
                                    ebp
.text:0054139E
                             call
                                     _fclose
                                     ecx, [esp+44h+password]
.text:005413A3
                             mov
.text:005413A7
                             push
                                     ecx
                                                    ; password
.text:005413A8
                             push
                                     esi
                                                    ; aligned size
.text:005413A9
                                     ebx
                                                    ; buffer
                             push
                                                    ; do crypt
.text:005413AA
                             call
                                     crypt
.text:005413AF
                             mov
                                     edx, [esp+50h+Filename]
.text:005413B3
                             add
                                     esp, 40h
                             push
                                                    ; "wb"
.text:005413B6
                                     offset aWb
.text:005413BB
                             push
                                     edx
                                                    ; Filename
.text:005413BC
                                     _fopen
                             call
.text:005413C1
                             mov
                                     edi, eax
.text:005413C3
                             push
                                     edi
                                                    ; File
.text:005413C4
                                     1
                                                    ; Count
                             push
.text:005413C6
                                    3
                                                    ; Size
                             push
                                                    ; "QR9"
.text:005413C8
                                    offset aQr9
                             push
.text:005413CD
                             call
                                     _fwrite
                                                    ; write file signature
                                                    ; File
.text:005413D2
                             push
                                     edi
                                                    ; Count
.text:005413D3
                             push
                                     1
                                     eax, [esp+30h+Str]
.text:005413D5
                             lea
.text:005413D9
                             push
                                     4
                                                    ; Size
.text:005413DB
                                                    ; Str
                             push
                                     eax
.text:005413DC
                             call
                                     _fwrite
                                                   ; write original file size
.text:005413E1
                                                    ; File
                             push
.text:005413E2
                             push
                                     1
                                                    ; Count
                                                    ; Size
.text:005413E4
                                     esi
                             push
.text:005413E5
                             push
                                     ebx
                                                    ; Str
                                     _fwrite
.text:005413E6
                             call
                                                    ; write crypted file
.text:005413EB
                             push
                                     edi
                                                    ; File
.text:005413EC
                             call
                                     _fclose
.text:005413F1
                             push
                                     ebx
                                                    ; Memory
.text:005413F2
                                     _free
                             call
.text:005413F7
                             add
                                     esp, 40h
.text:005413FA
                                     edi
                             pop
.text:005413FB
                                     esi
                             pop
.text:005413FC
                                     ebx
                             pop
.text:005413FD
                                     ebp
                             pop
.text:005413FE
                             retn
.text:005413FE crypt_file
                             endp
.text:005413FE
.text:005413FE ; ------
.text:005413FF
                             align 10h
.text:00541400
.text:00541400
```

```
.text:00541400
.text:00541400 ; int __cdecl decrypt_file(char *Filename, int, void *Src)
.text:00541400 decrypt_file proc near
                                                      ; CODE XREF: _main+6E
.text:00541400
.text:00541400 Filename
                              = dword ptr 4
.text:00541400 arg_4
                              = dword ptr 8
.text:00541400 Src
                              = dword ptr OCh
.text:00541400
.text:00541400
                                      eax, [esp+Filename]
                              mov
                              push
.text:00541404
                                      ebx
.text:00541405
                              push
                                      ebp
.text:00541406
                              push
                                      esi
.text:00541407
                              push
                                      edi
                                                    ; "rb"
.text:00541408
                              push
                                      offset aRb
.text:0054140D
                                                      ; Filename
                              push eax
.text:0054140E
                              call
                                      _fopen
.text:00541413
                                      esi, eax
                              mov
.text:00541415
                              add
                                      esp, 8
.text:00541418
                                      esi, esi
                              test
.text:0054141A
                              jnz
                                      short loc_54142E
                                      offset aCannotOpenIn_0 ; "Cannot open input file!\n"
.text:0054141C
                              push
                                      _printf
.text:00541421
                              call
.text:00541426
                              add
                                      esp, 4
.text:00541429
                                      edi
                              pop
.text:0054142A
                                      esi
                              pop
.text:0054142B
                                      ebp
                              pop
.text:0054142C
                              pop
                                      ebx
.text:0054142D
                              retn
.text:0054142E ; -----
.text:0054142E
                                                      ; CODE XREF: decrypt_file+1A
.text:0054142E loc_54142E:
.text:0054142E
                                                      ; Origin
                              push
.text:00541430
                              push
                                    0
                                                      ; Offset
.text:00541432
                              push
                                     esi
                                                      ; File
.text:00541433
                              call
                                      _fseek
.text:00541438
                              push
                                      esi
                                                      ; File
                                      _ftell
.text:00541439
                              call
.text:0054143E
                                      0
                                                      ; Origin
                              push
.text:00541440
                              push
                                      0
                                                      ; Offset
.text:00541442
                                                      ; File
                              push
                                      esi
.text:00541443
                              mov
                                      ebp, eax
.text:00541445
                              call
                                      _fseek
.text:0054144A
                              push
                                      ebp
                                                      ; Size
                                      _malloc
.text:0054144B
                              call
.text:00541450
                              push
                                      esi
                                                      ; File
.text:00541451
                                      ebx, eax
                              mov
.text:00541453
                              push
                                      1
                                                      ; Count
                              push
                                                      ; ElementSize
.text:00541455
                                      ebp
                                                      ; DstBuf
.text:00541456
                              push
                                      ebx
.text:00541457
                              call
                                      _fread
.text:0054145C
                              push
                                      esi
                                                      ; File
                                      _fclose
.text:0054145D
                              call
.text:00541462
                              add
                                      esp, 34h
.text:00541465
                              mov
                                      ecx, 3
.text:0054146A
                              mov
                                      edi, offset aQr9_0; "QR9"
.text:0054146F
                              mov
                                      esi, ebx
.text:00541471
                                      edx, edx
                              xor
.text:00541473
                              repe cmpsb
                              jz
.text:00541475
                                      short loc_541489
.text:00541477
                              push
                                      offset aFileIsNotCrypt ; "File is not crypted!\n"
.text:0054147C
                              call
                                      _printf
```

```
.text:00541481
                                add
                                        esp, 4
.text:00541484
                                pop
                                        edi
.text:00541485
                                        esi
                                pop
.text:00541486
                                        ebp
                                pop
.text:00541487
                                        ebx
                                pop
.text:00541488
                                retn
.text:00541489 ;
.text:00541489
.text:00541489 loc_541489:
                                                         ; CODE XREF: decrypt_file+75
                                        eax, [esp+10h+Src]
.text:00541489
                                mov
.text:0054148D
                                        edi, [ebx+3]
                                mov
.text:00541490
                                        ebp, OFFFFFF9h
                                add
                                        esi, [ebx+7]
.text:00541493
                                lea
.text:00541496
                                push
                                        eax
                                                         ; Src
                                                         ; int
.text:00541497
                                        ebp
                                push
.text:00541498
                                push
                                        esi
                                                         ; int
.text:00541499
                                        decrypt
                                call
                                        ecx, [esp+1Ch+arg_4]
.text:0054149E
                                mov
.text:005414A2
                                        offset aWb_0 ; "wb"
                                push
.text:005414A7
                                push
                                                         ; Filename
                                        _fopen
.text:005414A8
                                call
.text:005414AD
                                mov
                                        ebp, eax
.text:005414AF
                                push
                                        ebp
                                                         ; File
.text:005414B0
                                                         ; Count
                                push
                                                         ; Size
.text:005414B2
                                        edi
                                push
                                                         ; Str
.text:005414B3
                                push
                                        esi
.text:005414B4
                                        _fwrite
                                call
.text:005414B9
                                push
                                        ebp
                                                         ; File
.text:005414BA
                                call
                                        _fclose
.text:005414BF
                                        ebx
                                push
                                                         ; Memory
.text:005414C0
                                call
                                        _free
.text:005414C5
                                add
                                        esp, 2Ch
.text:005414C8
                                pop
.text:005414C9
                                        esi
                                pop
.text:005414CA
                                        ebp
                                pop
.text:005414CB
                                        ebx
                                pop
.text:005414CC
                                retn
.text:005414CC decrypt_file
                                endp
```

All function and label names are given by me while analysis.

I started from top. Here is a function taking two file names and password.

### Open file and report error in case of error:

```
.text:00541320
                                        eax, [esp+Str]
                                mov
.text:00541324
                                push
.text:00541325
                                        offset Mode
                                                         ; "rb"
                                push
                                push
.text:0054132A
                                        eax
                                                         ; Filename
.text:0054132B
                                        _fopen
                                                         ; open file
                                call
.text:00541330
                                mov
                                        ebp, eax
.text:00541332
                                        esp, 8
                                add
.text:00541335
                                test
                                        ebp, ebp
.text:00541337
                                        short loc_541348
                                jnz
                                push
.text:00541339
                                        offset Format ; "Cannot open input file!\n"
.text:0054133E
                                call
```

#### Get file size via fseek()/ftell():

```
.text:00541348 push
                       ebx
                       esi
.text:00541349 push
.text:0054134A push
                       edi
.text:0054134B push
                       2
                                        ; Origin
.text:0054134D push
                       Ω
                                        ; Offset
                                        ; File
.text:0054134F push
                       ebp
; move current file position to the end
.text:00541350 call
                       _fseek
.text:00541355 push
                       ebp
                                        ; File
.text:00541356 call
                       _ftell
                                        ; get current file position
.text:0054135B push
                                        ; Origin
                                        ; Offset
.text:0054135D push
                       0
.text:0054135F push
                       ebp
                                        ; File
.text:00541360 mov
                       [esp+2Ch+Str], eax
; move current file position to the start
.text:00541364 call
                       _fseek
```

This fragment of code calculates file size aligned on a 64-byte border. This is because this cryptoalgorithm works with only 64-byte blocks. Its operation is pretty straightforward: divide file size by 64, forget about remainder and add 1, then multiple by 64. The following code removes remainder as if value was already divided by 64 and adds 64. It is almost the same.

```
.text:00541369 mov esi, [esp+2Ch+Str]
.text:0054136D and esi, 0FFFFFFC0h; reset all lowest 6 bits
.text:00541370 add esi, 40h; align size to 64-byte border
```

#### Allocate buffer with aligned size:

.text:00541373	push	esi	; Size
.text:00541374	call	_malloc	

## Call memset(), e.g., clears allocated buffer<sup>11</sup>.

```
.text:00541379 mov
                       ecx, esi
.text:0054137B mov
                       ebx, eax
                                        ; allocated buffer pointer -> to EBX
.text:0054137D mov
                       edx, ecx
.text:0054137F xor
                       eax, eax
.text:00541381 mov
                       edi, ebx
.text:00541383 push
                       ebp
                                        ; File
.text:00541384 shr
                       ecx, 2
.text:00541387 rep stosd
.text:00541389 mov
                       ecx, edx
.text:0054138B push
                                        ; Count
                       1
.text:0054138D and
                       ecx, 3
                                        ; memset (buffer, 0, aligned_size)
.text:00541390 rep stosb
```

#### Read file via standard C function fread().

.text:00541392	mov	eax, [esp+38h+3	Str]
.text:00541396	push	eax	; ElementSize
.text:00541397	push	ebx	; DstBuf
.text:00541398	call	_fread	; read file

<sup>11</sup> malloc() + memset() could be replaced by calloc()

.text:0054139D	push	ebp	; File	
.text:0054139E	call	_fclose		

# Call crypt(). This function takes buffer, buffer size (aligned) and password string.

.text:005413A3	mov	ecx,	esp+44h+password]
.text:005413A7	push	ecx	; password
.text:005413A8	push	esi	; aligned size
.text:005413A9	push	ebx	; buffer
.text:005413AA	call	$\operatorname{crypt}$	; do crypt

Create output file. By the way, developer forgot to check if it is was created correctly! File opening result is being checked though.

```
.text:005413AF
                                         edx, [esp+50h+Filename]
                                mov
.text:005413B3
                                add
                                         esp, 40h
                                                          ; "wb"
.text:005413B6
                                         offset aWb
                                push
.text:005413BB
                                         edx
                                                          ; Filename
                                push
.text:005413BC
                                call
                                         _fopen
.text:005413C1
                                mov
                                         edi, eax
```

## Newly created file handle is in the EDI register now. Write signature "QR9".

.text:005413C3	push	edi	; File
.text:005413C4	push	1	; Count
.text:005413C6	push	3	; Size
.text:005413C8	push	offset aQr9	; "QR9"
.text:005413CD	call	_fwrite	; write file signature

### Write actual file size (not aligned):

.text:005413D2	push	edi	; File
.text:005413D3	push	1	; Count
.text:005413D5	lea	eax, [esp+30h+	Str]
.text:005413D9	push	4	; Size
.text:005413DB	push	eax	; Str
.text:005413DC	call	_fwrite	; write original file size

# Write crypted buffer:

.text:005413E1	push	edi	; File
.text:005413E2	push	1	; Count
.text:005413E4	push	esi	; Size
.text:005413E5	push	ebx	; Str
.text:005413E6	call	_fwrite	; write encrypted file

# Close file and free allocated buffer:

```
.text:005413EB
                                push
                                         edi
                                                           ; File
.text:005413EC
                                 call
                                         _fclose
.text:005413F1
                                 push
                                         ebx
                                                           ; Memory
.text:005413F2
                                 call
                                         _free
                                         esp, 40h
.text:005413F7
                                 add
.text:005413FA
                                         edi
                                 pop
.text:005413FB
                                 pop
.text:005413FC
                                         ebx
                                pop
.text:005413FD
                                 pop
                                         ebp
.text:005413FE
                                 retn
.text:005413FE crypt_file
                                 endp
```

### Here is reconstructed C-code:

```
void crypt_file(char *fin, char* fout, char *pw)
{
    FILE *f;
    int flen, flen_aligned;
```

```
BYTE *buf;
        f=fopen(fin, "rb");
        if (f==NULL)
                printf ("Cannot open input file!\n");
                return;
        };
        fseek (f, 0, SEEK_END);
        flen=ftell (f);
        fseek (f, 0, SEEK_SET);
        flen_aligned=(flen&0xFFFFFC0)+0x40;
        buf=(BYTE*)malloc (flen_aligned);
        memset (buf, 0, flen_aligned);
        fread (buf, flen, 1, f);
        fclose (f);
        crypt (buf, flen_aligned, pw);
        f=fopen(fout, "wb");
        fwrite ("QR9", 3, 1, f);
        fwrite (&flen, 4, 1, f);
        fwrite (buf, flen_aligned, 1, f);
        fclose (f);
        free (buf);
};
```

## Decrypting procedure is almost the same:

```
.text:00541400 ; int __cdecl decrypt_file(char *Filename, int, void *Src)
.text:00541400 decrypt_file proc near
.text:00541400
.text:00541400 Filename
                              = dword ptr 4
                              = dword ptr 8
.text:00541400 arg_4
.text:00541400 Src
                              = dword ptr OCh
.text:00541400
                                       eax, [esp+Filename]
.text:00541400
                              mov
.text:00541404
                              push
                                       ebx
.text:00541405
                                       ebp
                              push
.text:00541406
                              push
                                       esi
.text:00541407
                                      edi
                              push
                                      offset aRb
                                                    ; "rb"
.text:00541408
                              push
.text:0054140D
                                                       ; Filename
                              push
                                       eax
                                       _fopen
.text:0054140E
                               call
.text:00541413
                               mov
                                       esi, eax
.text:00541415
                               add
                                       esp, 8
.text:00541418
                                       esi, esi
                              test
.text:0054141A
                               jnz
                                       short loc_54142E
.text:0054141C
                                       offset aCannotOpenIn_0 ; "Cannot open input file!\n"
                              push
.text:00541421
                               call
                                       _printf
.text:00541426
                               add
                                       esp, 4
.text:00541429
                               pop
                                       edi
.text:0054142A
                               pop
                                       esi
```

```
.text:0054142B
                                        ebp
                                pop
.text:0054142C
                                pop
                                        ebx
.text:0054142D
                                retn
.text:0054142E ; -----
.text:0054142E
.text:0054142E loc_54142E:
.text:0054142E
                                        2
                                                         ; Origin
                                push
.text:00541430
                                        0
                                                         ; Offset
                                push
                                                         ; File
.text:00541432
                                push
                                        esi
.text:00541433
                                        _fseek
                                call
.text:00541438
                                push
                                        esi
                                                         ; File
.text:00541439
                                        _ftell
                                call
.text:0054143E
                                push
                                                         ; Origin
.text:00541440
                                push
                                        0
                                                         ; Offset
.text:00541442
                                                         ; File
                                push
                                        esi
.text:00541443
                                mov
                                        ebp, eax
.text:00541445
                                call
                                        _fseek
.text:0054144A
                                push
                                        ebp
                                                         ; Size
.text:0054144B
                                call
                                        _malloc
.text:00541450
                                push
                                        esi
                                                         ; File
.text:00541451
                                        ebx, eax
                                mov
                                                         ; Count
.text:00541453
                                push
                                        1
.text:00541455
                                                         ; ElementSize
                                push
                                        ebp
.text:00541456
                                push
                                        ebx
                                                         ; DstBuf
.text:00541457
                                        _fread
                                call
.text:0054145C
                                                         ; File
                                        esi
                                push
.text:0054145D
                                call
                                        _fclose
```

## Check signature (first 3 bytes):

.text:00541462	add esp, 34h
.text:00541465	mov ecx, 3
.text:0054146A	mov edi, offset aQr9_0 ; "QR9"
.text:0054146F	mov esi, ebx
.text:00541471	xor edx, edx
.text:00541473	repe cmpsb
.text:00541475	jz short loc_541489

## Report an error if signature is absent:

```
.text:00541477
                                 push
                                         offset aFileIsNotCrypt; "File is not crypted!\n"
                                         _printf
.text:0054147C
                                 call
.text:00541481
                                 add
                                         esp, 4
.text:00541484
                                         edi
                                 pop
.text:00541485
                                         esi
                                pop
.text:00541486
                                 pop
                                         ebp
.text:00541487
                                         ebx
                                 pop
.text:00541488
                                 {\tt retn}
.text:00541489 ;
.text:00541489
.text:00541489 loc_541489:
```

## Call decrypt().

.text:00541489	mov	eax, [esp+10h+Src]
.text:0054148D	mov	edi, [ebx+3]
.text:00541490	add	ebp, 0FFFFFF9h
.text:00541493	lea	esi, [ebx+7]
.text:00541496	push	eax ; Src
.text:00541497	push	ebp ; int
.text:00541498	push	esi ; int
.text:00541499	call	decrypt
.text:0054149E	mov	ecx, [esp+1Ch+arg_4]

```
; "wb"
.text:005414A2
                                push
                                        offset aWb_0
.text:005414A7
                                push
                                        ecx
                                                         ; Filename
.text:005414A8
                                call
                                        _fopen
.text:005414AD
                                mov
                                        ebp, eax
.text:005414AF
                                push
                                        ebp
                                                         ; File
.text:005414B0
                               push
                                        1
                                                        ; Count
.text:005414B2
                                        edi
                                                        ; Size
                               push
.text:005414B3
                                        esi
                                                         ; Str
                               push
.text:005414B4
                               call
                                        _fwrite
.text:005414B9
                               push
                                        ebp
                                                         ; File
.text:005414BA
                               call
                                        _fclose
.text:005414BF
                                push
                                        ebx
                                                         ; Memory
.text:005414C0
                                call
                                        _free
.text:005414C5
                                add
                                        esp, 2Ch
                                        edi
.text:005414C8
                                pop
.text:005414C9
                                        esi
                               pop
.text:005414CA
                                        ebp
                               pop
.text:005414CB
                                        ebx
                               pop
.text:005414CC
                                retn
.text:005414CC decrypt_file
                                endp
```

# Here is reconstructed C-code:

```
void decrypt_file(char *fin, char* fout, char *pw)
        FILE *f;
        int real_flen, flen;
        BYTE *buf;
        f=fopen(fin, "rb");
        if (f==NULL)
                printf ("Cannot open input file!\n");
                return;
        };
        fseek (f, 0, SEEK_END);
        flen=ftell (f);
        fseek (f, 0, SEEK_SET);
        buf=(BYTE*)malloc (flen);
        fread (buf, flen, 1, f);
        fclose (f);
        if (memcmp (buf, "QR9", 3)!=0)
        {
                printf ("File is not crypted!\n");
                return;
        };
        memcpy (&real_flen, buf+3, 4);
        decrypt (buf+(3+4), flen-(3+4), pw);
        f=fopen(fout, "wb");
        fwrite (buf+(3+4), real_flen, 1, f);
        fclose (f);
```

```
free (buf);
};
```

OK, now let's go deeper.

Function crypt():

```
.text:00541260 crypt
                               proc near
.text:00541260
.text:00541260 arg_0
                               = dword ptr 4
.text:00541260 arg_4
                               = dword ptr 8
.text:00541260 arg_8
                               = dword ptr 0Ch
.text:00541260
.text:00541260
                                        ebx
                               push
.text:00541261
                                        ebx, [esp+4+arg_0]
                               mov
.text:00541265
                               push
                                        ebp
.text:00541266
                                        esi
                               push
.text:00541267
                                        edi
                               push
.text:00541268
                                        ebp, ebp
                               xor
.text:0054126A
.text:0054126A loc_54126A:
```

This fragment of code copies part of input buffer to internal array I named later "cube64". The size is in the ECX register. MOVSD means *move 32-bit dword*, so, 16 of 32-bit dwords are exactly 64 bytes.

```
.text:0054126A
                                mov
                                        eax, [esp+10h+arg_8]
.text:0054126E
                                mov
                                        ecx, 10h
.text:00541273
                                                   ; EBX is pointer within input buffer
                                        esi, ebx
                               mov
.text:00541275
                               mov
                                        edi, offset cube64
.text:0054127A
                                push
.text:0054127C
                                push
                                        eax
.text:0054127D
                                rep movsd
```

Call rotate\_all\_with\_password():

```
.text:0054127F call rotate_all_with_password
```

Copy crypted contents back from "cube64" to buffer:

```
.text:00541284
                               mov
                                        eax, [esp+18h+arg_4]
.text:00541288
                                        edi, ebx
                               mov
.text:0054128A
                                        ebp, 40h
                               add
.text:0054128D
                               add
                                        esp, 8
.text:00541290
                               mov
                                        ecx, 10h
.text:00541295
                                        esi, offset cube64
                               mov
.text:0054129A
                               add
                                        ebx, 40h ; add 64 to input buffer pointer
.text:0054129D
                                        ebp, eax ; EBP contain amount of crypted data.
                               cmp
.text:0054129F
                               rep movsd
```

If EBP is not bigger that input argument size, then continue to next block.

```
.text:005412A1
                                         short loc_54126A
                                 jl
.text:005412A3
                                         edi
                                 pop
.text:005412A4
                                         esi
                                 pop
.text:005412A5
                                         ebp
                                 pop
.text:005412A6
                                 pop
                                         ebx
.text:005412A7
                                 retn
.text:005412A7 crypt
                                 endp
```

Reconstructed crypt() function:

```
void crypt (BYTE *buf, int sz, char *pw)
{
    int i=0;
```

OK, now let's go deeper into function rotate\_all\_with\_password(). It takes two arguments: password string and number. In crypt(), number 1 is used, and in the decrypt() function (where rotate\_all\_with\_password() function is called too), number is 3.

```
.text:005411B0 rotate_all_with_password proc near
.text:005411B0
                                = dword ptr 4
.text:005411B0 arg_0
.text:005411B0 arg_4
                                = dword ptr
.text:005411B0
.text:005411B0
                                        eax, [esp+arg_0]
                                mov
.text:005411B4
                                        ebp
                                push
.text:005411B5
                                mov
                                        ebp, eax
```

Check for character in password. If it is zero, exit:

```
.text:005411B7
                                 cmp
                                         byte ptr [eax], 0
.text:005411BA
                                 jz
                                         exit
.text:005411C0
                                         ebx
                                 push
.text:005411C1
                                mov
                                         ebx, [esp+8+arg_4]
.text:005411C5
                                push
                                         esi
.text:005411C6
                                         edi
                                push
.text:005411C7
.text:005411C7 loop_begin:
```

Call tolower(), standard C function.

```
      .text:005411C7
      movsx eax, byte ptr [ebp+0]

      .text:005411CB
      push eax ; C

      .text:005411CC
      call _tolower

      .text:005411D1
      add esp, 4
```

Hmm, if password contains non-alphabetical latin character, it is skipped! Indeed, if we run crypting utility and try non-alphabetical latin characters in password, they seem to be ignored.

```
      .text:005411D4
      cmp
      al, 'a'

      .text:005411D6
      jl
      short next_character_in_password

      .text:005411D8
      cmp
      al, 'z'

      .text:005411DA
      jg
      short next_character_in_password

      .text:005411DC
      movsx
      ecx, al
```

Subtract "a" value (97) from character.

```
.text:005411DF sub ecx, 'a'; 97
```

After subtracting, we'll get 0 for "a" here, 1 for "b", etc. And 25 for "z".

```
      .text:005411E2
      cmp
      ecx, 24

      .text:005411E5
      jle
      short skip_subtracting

      .text:005411E7
      sub
      ecx, 24
```

It seems, "y" and "z" are exceptional characters too. After that fragment of code, "y" becomes 0 and "z" —1. This means, 26 Latin alphabet symbols will become values in range 0..23, (24 in total).

```
.text:005411EA
.text:005411EA skip_subtracting: ; CODE XREF: rotate_all_with_password+35
```

This is actually division via multiplication. Read more about it in the "Division by 9" section (1.12). The code actually divides password character value by 3.

```
.text:005411EA
                                 mov
                                         eax, 5555556h
.text:005411EF
                                 imul
                                         ecx
.text:005411F1
                                 mov
                                         eax, edx
.text:005411F3
                                 shr
                                         eax, 1Fh
.text:005411F6
                                         edx, eax
                                 add
.text:005411F8
                                         eax, ecx
                                 mov
.text:005411FA
                                 mov
                                         esi, edx
.text:005411FC
                                         ecx, 3
                                 mov
.text:00541201
                                 cdq
.text:00541202
                                 idiv
                                         ecx
```

#### EDX is the remainder of division.

If remainder is 2, call rotate3(). The EDI is a second argument of the rotate\_all\_with\_password() function. As I already wrote, 1 is for crypting operations and 3 is for decrypting. So, here is a loop. When crypting, rotate1/2/3 will be called the same number of times as given in the first argument.

```
.text:00541215 call_rotate3:
.text:00541215
                                push
                                        esi
.text:00541216
                                call
                                        rotate3
.text:0054121B
                                add
                                        esp, 4
.text:0054121E
                                dec
                                        edi
.text:0054121F
                                jnz
                                        short call_rotate3
.text:00541221
                                jmp
                                        short next_character_in_password
.text:00541223
.text:00541223 call_rotate2:
.text:00541223
                                test
                                         ebx, ebx
.text:00541225
                                jle
                                        short next_character_in_password
.text:00541227
                                mov
                                        edi, ebx
.text:00541229
.text:00541229 loc_541229:
.text:00541229
                                push
.text:0054122A
                                call
                                        rotate2
.text:0054122F
                                add
                                        esp, 4
.text:00541232
                                dec
                                         edi
.text:00541233
                                jnz
                                        short loc_541229
.text:00541235
                                jmp
                                        short next_character_in_password
.text:00541237
.text:00541237 call_rotate1:
.text:00541237
                                test
                                         ebx, ebx
.text:00541239
                                jle
                                        short next_character_in_password
.text:0054123B
                                mov
                                        edi, ebx
.text:0054123D
.text:0054123D loc_54123D:
.text:0054123D
                                push
                                         esi
.text:0054123E
                                call
                                         rotate1
.text:00541243
                                add
                                         esp, 4
.text:00541246
                                dec
                                         edi
.text:00541247
                                        short loc_54123D
                                jnz
.text:00541249
```

Fetch next character from password string.

```
.text:00541249 next_character_in_password:
.text:00541249 mov al, [ebp+1]
```

**Increment** character pointer within password string:

```
.text:0054124C
                                inc
                                         ebp
.text:0054124D
                                test
                                         al, al
                                         loop_begin
.text:0054124F
                                jnz
                                         edi
.text:00541255
                                pop
.text:00541256
                                         esi
                                pop
.text:00541257
                                         ebx
                                pop
.text:00541258
.text:00541258 exit:
.text:00541258
                                pop
                                         ebp
.text:00541259
.text:00541259 rotate_all_with_password endp
```

Here is reconstructed C code:

```
void rotate_all (char *pwd, int v)
{
        char *p=pwd;
        while (*p)
                 char c=*p;
                 int q;
                 c=tolower (c);
                 if (c>='a' && c<='z')
                          q=c-'a';
                          if (q>24)
                                  q = 24;
                          int quotient=q/3;
                          int remainder=q % 3;
                          switch (remainder)
                          case 0: for (int i=0; i<v; i++) rotate1 (quotient); break;</pre>
                          case 1: for (int i=0; i<v; i++) rotate2 (quotient); break;</pre>
                          case 2: for (int i=0; i<v; i++) rotate3 (quotient); break;</pre>
                 };
                 p++;
        };
};
```

Now let's go deeper and investigate rotate1/2/3 functions. Each function calls two another functions. I eventually gave them names set\_bit() and get\_bit().

Let's start with get\_bit():

.text:00541054	mov	ecx, [esp+arg_0]
.text:00541058	mov	al, cube64[eax+ecx*8]
.text:0054105F	mov	cl, [esp+arg_8]
.text:00541063	shr	al, cl
.text:00541065	and	al, 1
.text:00541067	retn	
.text:00541067 get_bit	endp	

...in other words: calculate an index in the array cube64:  $arg_4 + arg_0 * 8$ . Then shift a byte from an array by  $arg_8$  bits right. Isolate lowest bit and return it.

Let's see another function, set\_bit():

```
.text:00541000 set_bit
                               proc near
.text:00541000
.text:00541000 arg_0
                               = dword ptr 4
.text:00541000 arg_4
                                = dword ptr 8
.text:00541000 arg_8
                                = dword ptr 0Ch
                                = byte ptr 10h
.text:00541000 arg_C
.text:00541000
.text:00541000
                                        al, [esp+arg_C]
                               mov
.text:00541004
                                        ecx, [esp+arg_8]
                               mov
.text:00541008
                               push
                                        esi
.text:00541009
                               mov
                                        esi, [esp+4+arg_0]
.text:0054100D
                                test
                                        al, al
.text:0054100F
                                        eax, [esp+4+arg_4]
                                mov
                                        dl, 1
.text:00541013
                                mov
.text:00541015
                                jz
                                        short loc_54102B
```

Value in the DL is 1 here. Shift left it by arg\_8. For example, if arg\_8 is 4, value in the DL register became 0x10 or 1000 in binary form.

.text:00541017 sl	hl	dl, cl
.text:00541019 mg	ov	cl, cube64[eax+esi*8]

### Get bit from array and explicitly set one.

	cl, dl	or	.text:00541020	
--	--------	----	----------------	--

#### Store it back:

.text:00541022	mov	cube64[eax+esi*8], cl
.text:00541029	pop	esi
.text:0054102A	retn	
.text:0054102B ;		
.text:0054102B		
.text:0054102B loc_54102B:		
.text:0054102B	shl	dl, cl

# If arg\_C is not zero...

|--|

...invert DL. For example, if DL state after shift was 0x10 or 1000 in binary form, there will be 0xEF after NOT instruction or 11101111 in binary form.

```
.text:00541034 not dl
```

This instruction clears bit, in other words, it saves all bits in CL which are also set in DL except those in DL which are cleared. This means that if DL is e.g. 11101111 in binary form, all bits will be saved except 5th (counting from lowest bit).

.text:00541036 and cl, dl	
---------------------------	--

### Store it back:

.text:00541038	mov	cube64[eax+esi*8], cl
.text:0054103F	pop	esi
.text:00541040	retn	
.text:00541040 set_bit	endp	

It is almost the same as get\_bit(), except, if arg\_C is zero, the function clears specific bit in array, or sets it otherwise. We also know the array size is 64. First two arguments both in the set\_bit() and get\_bit() functions could be seen as 2D coordinates. Then array will be 8\*8 matrix.

Here is C representation of what we already know:

```
((flag) & (bit))
#define IS_SET(flag, bit)
#define SET_BIT(var, bit)
                                  ((var) |= (bit))
#define REMOVE_BIT(var, bit)
                                  ((var) &= ~(bit))
char cube[8][8];
void set_bit (int x, int y, int shift, int bit)
{
        if (bit)
                 SET_BIT (cube[x][y], 1<<shift);</pre>
        else
                 REMOVE_BIT (cube[x][y], 1<<shift);</pre>
};
int get_bit (int x, int y, int shift)
        if ((cube[x][y]>>shift)&1==1)
                 return 1;
        return 0;
};
```

Now let's get back to rotate1/2/3 functions.

```
.text:00541070 rotate1 proc near .text:00541070
```

Internal array allocation in local stack, its size 64 bytes:

```
.text:00541070 internal_array_64= byte ptr -40h
.text:00541070 arg_0
                                = dword ptr 4
.text:00541070
.text:00541070
                                        esp, 40h
                                sub
.text:00541073
                                push
                                        ebx
.text:00541074
                                push
                                        ebp
.text:00541075
                                mov
                                        ebp, [esp+48h+arg_0]
.text:00541079
                                push
                                        esi
.text:0054107A
                                        edi
                                push
.text:0054107B
                                        edi, edi
                                                         ; EDI is loop1 counter
                                xor
```

EBX is a pointer to internal array:

```
.text:0054107D lea ebx, [esp+50h+internal_array_64] .text:00541081
```

Two nested loops are here:

```
.text:00541081 first_loop1_begin:
.text:00541081
                  xor
                          esi, esi
                                          ; ESI is loop 2 counter
.text:00541083
.text:00541083 first_loop2_begin:
.text:00541083
                 push
                          ebp
                                          ; arg_0
.text:00541084
                 push
                          esi
                                          ; loop 1 counter
.text:00541085
                 push
                          edi
                                          ; loop 2 counter
.text:00541086
                 call
                          get_bit
.text:0054108B
                 add
                          esp, OCh
                          [ebx+esi], al
.text:0054108E
                 mov
                                        ; store to internal array
                                           ; increment loop 1 counter
.text:00541091
                 inc
                          esi
.text:00541092
                  cmp
                          esi, 8
.text:00541095
                          short first_loop2_begin
                  jl
```

```
.text:00541097 inc edi ; increment loop 2 counter
.text:00541098 add ebx, 8 ; increment internal array pointer by 8 at each loop 1
iteration
.text:0054109B cmp edi, 8
.text:0054109E jl short first_loop1_begin
```

...we see that both loop counters are in range 0..7. Also they are used as the first and the second arguments of the get\_bit() function. Third argument of the get\_bit() is the only argument of rotate1(). What get\_bit() returns, is being placed into internal array.

Prepare pointer to internal array again:

```
ebx, [esp+50h+internal_array_64]
.text:005410A0
                  lea
                           edi, 7
.text:005410A4
                  mov
                                            ; EDI is loop 1 counter, initial state is 7
.text:005410A9
.text:005410A9 second_loop1_begin:
.text:005410A9
                  xor
                           esi, esi
                                            ; ESI is loop 2 counter
.text:005410AB
.text:005410AB second_loop2_begin:
.text:005410AB
                           al, [ebx+esi]
                                           ; value from internal array
                  mov
.text:005410AE
                           eax
                  push
.text:005410AF
                           ebp
                  push
                                            ; arg_0
.text:005410B0
                  push
                           edi
                                            ; loop 1 counter
.text:005410B1
                  push
                           esi
                                            ; loop 2 counter
.text:005410B2
                           set_bit
                  call
.text:005410B7
                           esp, 10h
                  add
.text:005410BA
                  inc
                           esi
                                            ; increment loop 2 counter
.text:005410BB
                           esi, 8
                  cmp
.text:005410BE
                  jl
                           short second_loop2_begin
.text:005410C0
                  dec
                           edi
                                            ; decrement loop 2 counter
.text:005410C1
                  add
                           ebx, 8
                                            ; increment pointer in internal array
.text:005410C4
                           edi, OFFFFFFFh
                  cmp
.text:005410C7
                           short second_loop1_begin
                  jg
.text:005410C9
                           edi
                  pop
.text:005410CA
                           esi
                  pop
.text:005410CB
                           ebp
                  pop
.text:005410CC
                           ebx
                  pop
.text:005410CD
                           esp, 40h
                  add
.text:005410D0
                  retn
.text:005410D0 rotate1
                                endp
```

...this code is placing contents from internal array to cube global array via set\_bit() function, but, in different order! Now loop 1 counter is in range 7 to 0, decrementing at each iteration!

C code representation looks like:

Not very understandable, but if we will take a look at rotate2() function:

```
.text:005410E0 rotate2 proc near
.text:005410E0
.text:005410E0 internal_array_64 = byte ptr -40h
```

```
.text:005410E0 arg_0 = dword ptr 4
.text:005410E0
.text:005410E0
                   sub
                           esp, 40h
.text:005410E3
                   push
                           ebx
.text:005410E4
                   push
                           ebp
.text:005410E5
                  mov
                           ebp, [esp+48h+arg_0]
.text:005410E9
                   push
                           esi
.text:005410EA
                  push
                           edi
.text:005410EB
                  xor
                           edi, edi
                                           ; loop 1 counter
.text:005410ED
                   lea
                           ebx, [esp+50h+internal_array_64]
.text:005410F1
.text:005410F1 loc_5410F1:
.text:005410F1
                   xor
                           esi, esi
                                           ; loop 2 counter
.text:005410F3
.text:005410F3 loc_5410F3:
.text:005410F3 push
                           esi
                                           ; loop 2 counter
.text:005410F4
                  push
                           edi
                                           ; loop 1 counter
                  push
                           ebp
.text:005410F5
                                            ; arg_0
.text:005410F6
                  call
                           get_bit
.text:005410FB
                   add
                           esp, OCh
.text:005410FE
                           [ebx+esi], al
                   mov
                                           ; store to internal array
.text:00541101
                  inc
                           esi
                                            ; increment loop 1 counter
.text:00541102
                   cmp
                           esi, 8
.text:00541105
                   jl
                           short loc_5410F3
.text:00541107
                   inc
                           edi
                                           ; increment loop 2 counter
.text:00541108
                   add
                           ebx, 8
.text:0054110B
                           edi, 8
                   cmp
                           short loc_5410F1
.text:0054110E
                   jl
.text:00541110
                   lea
                           ebx, [esp+50h+internal_array_64]
.text:00541114
                                          ; loop 1 counter is initial state 7
                   mov
                           edi, 7
.text:00541119
.text:00541119 loc_541119:
.text:00541119
                           esi, esi
                                         ; loop 2 counter
                  xor
.text:0054111B
.text:0054111B loc_54111B:
                           al, [ebx+esi]; get byte from internal array
.text:0054111B
                   mov
.text:0054111E
                   push
                           eax
.text:0054111F
                           edi
                                           ; loop 1 counter
                 push
.text:00541120
                  push
                           esi
                                           ; loop 2 counter
.text:00541121
                   push
                           ebp
                                           ; arg_0
.text:00541122
                   call
                           set_bit
.text:00541127
                   add
                           esp, 10h
.text:0054112A
                   inc
                           esi
                                            ; increment loop 2 counter
.text:0054112B
                   cmp
                           esi, 8
.text:0054112E
                   jl
                           short loc_54111B
                           edi
                                           ; decrement loop 2 counter
.text:00541130
                   dec
                   add
.text:00541131
                           ebx, 8
                           edi, OFFFFFFFh
.text:00541134
                   cmp
.text:00541137
                           short loc_541119
                   jg
.text:00541139
                   pop
                           edi
.text:0054113A
                           esi
                  pop
.text:0054113B
                   pop
                           ebp
.text:0054113C
                           ebx
                   pop
.text:0054113D
                   add
                           esp, 40h
.text:00541140
                   retn
.text:00541140 rotate2 endp
```

It is *almost* the same, except of different order of arguments of the get\_bit() and set\_bit(). Let's rewrite it in C-like code:

```
void rotate2 (int v)
{
```

Let's also rewrite rotate3() function:

Well, now things are simpler. If we consider cube 64 as 3D cube 8\*8\*8, where each element is bit, get\_bit() and set\_bit() take just coordinates of bit on input.

rotate1/2/3 functions are in fact rotating all bits in specific plane. Three functions are each for each cube side and v argument is setting plane in range 0..7.

Maybe, algorithm's author was thinking of 8\*8\*8 Rubik's cube?!

Yes, indeed.

Let's get closer into decrypt() function, I rewrote it here:

It is almost the same except of crypt(), but password string is reversed by strrev() standard C function and rotate\_all() is called with argument 3.

This means, in case of decryption, each corresponding rotate 1/2/3 call will be performed thrice.

This is almost as in Rubik'c cube! If you want to get back, do the same in reverse order and direction! If you need to undo effect of rotating one place in clockwise direction, rotate it thrice in counter-clockwise direction.

rotate1() is apparently for rotating "front" plane. rotate2() is apparently for rotating "top" plane. rotate3() is apparently for rotating "left" plane.

Let's get back to the core of rotate\_all() function:

Now it is much simpler to understand: each password character defines side (one of three) and plane (one of 8). 3\*8 = 24, that is why two last characters of Latin alphabet are remapped to fit an alphabet of exactly 24 elements.

The algorithm is clearly weak: in case of short passwords, one can see, that in crypted file there are an original bytes of the original file in binary files editor.

Here is reconstructed whole source code:

```
#include <windows.h>
#include <stdio.h>
#include <assert.h>
#define IS_SET(flag, bit)
                                 ((flag) & (bit))
                                 ((var) |= (bit))
#define SET_BIT(var, bit)
#define REMOVE_BIT(var, bit)
                                 ((var) &= ~(bit))
static BYTE cube[8][8];
void set_bit (int x, int y, int z, bool bit)
{
        if (bit)
                SET_BIT (cube[x][y], 1 << z);
        else
                REMOVE_BIT (cube[x][y], 1<<z);</pre>
};
bool get_bit (int x, int y, int z)
        if ((cube[x][y]>>z)&1==1)
                return true;
        return false;
};
void rotate_f (int row)
{
        bool tmp[8][8];
        int x, y;
        for (x=0; x<8; x++)
                for (y=0; y<8; y++)
                         tmp[x][y]=get_bit (x, y, row);
        for (x=0; x<8; x++)
                for (y=0; y<8; y++)
                         set_bit (y, 7-x, row, tmp[x][y]);
};
void rotate_t (int row)
```

```
bool tmp[8][8];
        int y, z;
        for (y=0; y<8; y++)
                for (z=0; z<8; z++)
                         tmp[y][z]=get_bit (row, y, z);
        for (y=0; y<8; y++)
                for (z=0; z<8; z++)
                        set_bit (row, z, 7-y, tmp[y][z]);
};
void rotate_l (int row)
        bool tmp[8][8];
        int x, z;
        for (x=0; x<8; x++)
                for (z=0; z<8; z++)
                         tmp[x][z]=get_bit(x, row, z);
        for (x=0; x<8; x++)
                for (z=0; z<8; z++)
                         set_bit (7-z, row, x, tmp[x][z]);
};
void rotate_all (char *pwd, int v)
{
        char *p=pwd;
        while (*p)
        {
                char c=*p;
                int q;
                c=tolower (c);
                if (c>='a' && c<='z')
                         q=c-'a';
                         if (q>24)
                                 q = 24;
                         int quotient=q/3;
                         int remainder=q % 3;
                         switch (remainder)
                         case 0: for (int i=0; i<v; i++) rotate1 (quotient); break;</pre>
                         case 1: for (int i=0; i<v; i++) rotate2 (quotient); break;</pre>
                         case 2: for (int i=0; i<v; i++) rotate3 (quotient); break;</pre>
                         };
                };
                p++;
        };
};
void crypt (BYTE *buf, int sz, char *pw)
{
```

```
int i=0;
        do
                memcpy (cube, buf+i, 8*8);
                rotate_all (pw, 1);
                memcpy (buf+i, cube, 8*8);
                i+=64;
        while (i<sz);
};
void decrypt (BYTE *buf, int sz, char *pw)
{
        char *p=strdup (pw);
        strrev (p);
        int i=0;
        do
                memcpy (cube, buf+i, 8*8);
                rotate_all (p, 3);
                memcpy (buf+i, cube, 8*8);
                i+=64;
        while (i<sz);</pre>
        free (p);
};
void crypt_file(char *fin, char* fout, char *pw)
        FILE *f;
        int flen, flen_aligned;
        BYTE *buf;
        f=fopen(fin, "rb");
        if (f==NULL)
                printf ("Cannot open input file!\n");
                return;
        };
        fseek (f, 0, SEEK_END);
        flen=ftell (f);
        fseek (f, 0, SEEK_SET);
        flen_aligned=(flen&0xFFFFFFC0)+0x40;
        buf=(BYTE*)malloc (flen_aligned);
        memset (buf, 0, flen_aligned);
        fread (buf, flen, 1, f);
        fclose (f);
        crypt (buf, flen_aligned, pw);
        f=fopen(fout, "wb");
```

```
fwrite ("QR9", 3, 1, f);
        fwrite (&flen, 4, 1, f);
        fwrite (buf, flen_aligned, 1, f);
        fclose (f);
        free (buf);
};
void decrypt_file(char *fin, char* fout, char *pw)
        FILE *f;
        int real_flen, flen;
        BYTE *buf;
        f=fopen(fin, "rb");
        if (f==NULL)
                printf ("Cannot open input file!\n");
                return;
        };
        fseek (f, 0, SEEK_END);
        flen=ftell (f);
        fseek (f, 0, SEEK_SET);
        buf=(BYTE*)malloc (flen);
        fread (buf, flen, 1, f);
        fclose (f);
        if (memcmp (buf, "QR9", 3)!=0)
                printf ("File is not crypted!\n");
                return;
        };
        memcpy (&real_flen, buf+3, 4);
        decrypt (buf+(3+4), flen-(3+4), pw);
        f=fopen(fout, "wb");
        fwrite (buf+(3+4), real_flen, 1, f);
        fclose (f);
        free (buf);
};
// run: input output 0/1 password
// 0 for encrypt, 1 for decrypt
int main(int argc, char *argv[])
        if (argc!=5)
        {
                printf ("Incorrect parameters!\n");
```

# 7.3 SAP

# 7.3.1 About SAP client network traffic compression

(Tracing connection between TDW\_NOCOMPRESS SAPGUI<sup>12</sup> environment variable to the pesky nagging pop-up window and actual data compression routine.)

It is known that network traffic between SAPGUI and SAP is not crypted by default, it is rather compressed (read here and here).

It is also known that by setting environment variable *TDW\_NOCOMPRESS* to 1, it is possible to turn network packets compression off.

But you will see a nagging pop-up window cannot be closed:




Figure 7.1: Screenshot

Let's see, if we can remove the window somehow.

But before this, let's see what we already know. First: we know the environment variable *TDW\_NOCOMPRESS* is checked somewhere inside of SAPGUI client. Second: string like "data compression switched off" must be present somewhere too. With the help of FAR file manager I found that both of these strings are stored in the SAPguilib.dll file.

So let's open SAPguilib.dll in IDA and search for "TDW\_NOCOMPRESS" string. Yes, it is present and there is only one reference to it.

We see the following fragment of code (all file offsets are valid for SAPGUI 720 win32, SAPguilib.dll file version 7200,1,0,9009):

<sup>&</sup>lt;sup>12</sup>SAP GUI client

```
.text:6440D51B
                                lea
                                         eax,
                                              [ebp+2108h+var_211C]
.text:6440D51E
                                push
                                                          ; int
                                push
.text:6440D51F
                                         offset aTdw_nocompress; "TDW_NOCOMPRESS"
.text:6440D524
                                         byte ptr [edi+15h], 0
                                mov
.text:6440D528
                                call
                                         chk_env
.text:6440D52D
                                pop
                                         ecx
.text:6440D52E
                                         ecx
                                pop
.text:6440D52F
                                         offset byte_64443AF8
                                push
.text:6440D534
                                         ecx, [ebp+2108h+var_211C]
                                lea
; demangled name: int ATL::CStringT::Compare(char const *)const
.text:6440D537
                                call
                                        ds:mfc90_1603
.text:6440D53D
                                test
                                         eax, eax
.text:6440D53F
                                jz
                                        short loc_6440D55A
.text:6440D541
                                lea
                                         ecx, [ebp+2108h+var_211C]
; demangled name: const char* ATL::CSimpleStringT::operator PCXSTR
.text:6440D544
                                call
                                         ds:mfc90 910
.text:6440D54A
                                         eav
                                push
                                                          ; Str
                                         ds:atoi
.text:6440D54B
                                call
.text:6440D551
                                         eax, eax
                                test
.text:6440D553
                                setnz
                                         al
.text:6440D556
                                pop
                                         ecx
.text:6440D557
                                mov
                                         [edi+15h], al
```

String returned by chk\_env() via second argument is then handled by MFC string functions and then atoi()<sup>13</sup> is called. After that, numerical value is stored to edi+15h.

Also take a look onto chk\_env() function (I gave a name to it):

```
.text:64413F20 ; int __cdecl chk_env(char *VarName, int)
.text:64413F20 chk_env
                                proc near
.text:64413F20
.text:64413F20 DstSize
                                = dword ptr -OCh
.text:64413F20 var_8
                                = dword ptr -8
.text:64413F20 DstBuf
                                = dword ptr -4
.text:64413F20 VarName
                                = dword ptr
.text:64413F20 arg_4
                                = dword ptr
                                              0Ch
.text:64413F20
.text:64413F20
                                push
                                         ebp
                                         ebp, esp
.text:64413F21
                                mov
.text:64413F23
                                sub
                                         esp, 0Ch
.text:64413F26
                                         [ebp+DstSize], 0
                                mov
.text:64413F2D
                                mov
                                         [ebp+DstBuf], 0
.text:64413F34
                                push
                                         offset unk_6444C88C
.text:64413F39
                                mov
                                         ecx, [ebp+arg_4]
; (demangled name) ATL::CStringT::operator=(char const *)
                                         ds:mfc90_820
.text:64413F3C
                                call
.text:64413F42
                                         eax, [ebp+VarName]
                                mov
.text:64413F45
                                                          ; VarName
                                push
.text:64413F46
                                         ecx, [ebp+DstSize]
                                mov
.text:64413F49
                                         ecx
                                                          ; DstSize
                                push
.text:64413F4A
                                mov
                                         edx,
                                             [ebp+DstBuf]
.text:64413F4D
                                push
                                         edx
                                                          ; DstBuf
.text:64413F4E
                                         eax, [ebp+DstSize]
                                lea
.text:64413F51
                                push
                                         eax
                                                          ; ReturnSize
.text:64413F52
                                call
                                         ds:getenv_s
.text:64413F58
                                add
                                         esp, 10h
.text:64413F5B
                                         [ebp+var_8], eax
                                mov
.text:64413F5E
                                         [ebp+var_8], 0
                                cmp
```

<sup>&</sup>lt;sup>13</sup>standard C library function, coverting number in string into number

```
.text:64413F62
                               jz
                                        short loc_64413F68
.text:64413F64
                               xor
                                        eax, eax
.text:64413F66
                                        short loc_64413FBC
                               jmp
.text:64413F68 ; -----
.text:64413F68
.text:64413F68 loc_64413F68:
.text:64413F68
                                        [ebp+DstSize], 0
                               cmp
.text:64413F6C
                                        short loc_64413F72
                               jnz
.text:64413F6E
                                        eax, eax
                               xor
.text:64413F70
                                        short loc_64413FBC
                               jmp
.text:64413F72 ; -----
.text:64413F72
.text:64413F72 loc_64413F72:
.text:64413F72
                                        ecx, [ebp+DstSize]
                               mov
.text:64413F75
                               push
                                        ecx
.text:64413F76
                               mov
                                        ecx, [ebp+arg_4]
; demangled name: ATL::CSimpleStringT<char, 1>::Preallocate(int)
.text:64413F79
                                        ds:mfc90_2691
                               call
.text:64413F7F
                               mov
                                        [ebp+DstBuf], eax
.text:64413F82
                                        edx, [ebp+VarName]
                               mov
                                                         ; VarName
.text:64413F85
                               push
                                        edx
.text:64413F86
                               mov
                                        eax, [ebp+DstSize]
.text:64413F89
                                                         ; DstSize
                               push
                                        ecx, [ebp+DstBuf]
.text:64413F8A
                               mov
                                                        ; DstBuf
.text:64413F8D
                               push
                                        ecx
.text:64413F8E
                                        edx, [ebp+DstSize]
                               lea
                               push
.text:64413F91
                                        edx
                                                        ; ReturnSize
.text:64413F92
                               call
                                        ds:getenv_s
.text:64413F98
                               add
                                        esp, 10h
.text:64413F9B
                                        [ebp+var_8], eax
                               mov
.text:64413F9E
                                        OFFFFFFFh
                               push
.text:64413FA0
                               mov
                                        ecx, [ebp+arg_4]
; demangled name: ATL::CSimpleStringT::ReleaseBuffer(int)
.text:64413FA3
                               call
                                        ds:mfc90_5835
.text:64413FA9
                               cmp
                                        [ebp+var_8], 0
                                        short loc_64413FB3
.text:64413FAD
                               jz
.text:64413FAF
                               xor
                                        eax, eax
.text:64413FB1
                               jmp
                                        short loc_64413FBC
.text:64413FB3 : -----
.text:64413FB3
.text:64413FB3 loc_64413FB3:
.text:64413FB3
                                        ecx, [ebp+arg_4]
                               mov
; demangled name: const char* ATL::CSimpleStringT::operator PCXSTR
                               call
                                       ds:mfc90_910
.text:64413FB6
.text:64413FBC
.text:64413FBC loc_64413FBC:
.text:64413FBC
.text:64413FBC
                               mov
                                        esp, ebp
.text:64413FBE
                                        ebp
                               pop
.text:64413FBF
                               retn
.text:64413FBF chk_env
                               endp
```

Yes. getenv\_s()<sup>14</sup> function is Microsoft security-enhanced version of getenv()<sup>15</sup>.

There is also a MFC string manipulations.

Lots of other environment variables are checked as well. Here is a list of all variables being checked and what SAPGUI could write to trace log when logging is turned on:

<sup>14</sup>http://msdn.microsoft.com/en-us/library/tb2sfw2z(VS.80).aspx

<sup>&</sup>lt;sup>15</sup>Standard C library returning environment variable

DPTRACE	"GUI-OPTION: Trace set to %d"	
TDW_HEXDUMP	"GUI-OPTION: Hexdump enabled"	
TDW_WORKDIR	"GUI-OPTION: working directory '%s'"	
TDW_SPLASHSRCEENOFF	"GUI-OPTION: Splash Screen Off" / "GUI-OPTION: Splash Screen On"	
TDW_REPLYTIMEOUT	"GUI-OPTION: reply timeout %d milliseconds"	
TDW_PLAYBACKTIMEOUT	"GUI-OPTION: PlaybackTimeout set to %d milliseconds"	
TDW_NOCOMPRESS	"GUI-OPTION: no compression read"	
TDW_EXPERT	"GUI-OPTION: expert mode"	
TDW_PLAYBACKPROGRESS	"GUI-OPTION: PlaybackProgress"	
TDW_PLAYBACKNETTRAFFIC	"GUI-OPTION: PlaybackNetTraffic"	
TDW_PLAYLOG	"GUI-OPTION: /PlayLog is YES, file %s"	
TDW_PLAYTIME	"GUI-OPTION: /PlayTime set to %d milliseconds"	
TDW_LOGFILE	"GUI-OPTION: TDW_LOGFILE '%s <sup>'</sup> '	
TDW_WAN	"GUI-OPTION: WAN - low speed connection enabled"	
TDW_FULLMENU	"GUI-OPTION: FullMenu enabled"	
SAP_CP / SAP_CODEPAGE	"GUI-OPTION: SAP_CODEPAGE '%d <sup>'</sup> "	
UPDOWNLOAD_CP	"GUI-OPTION: UPDOWNLOAD_CP '%d'"	
SNC_PARTNERNAME	"GUI-OPTION: SNC name '%s <sup>'</sup>	
SNC_QOP	"GUI-OPTION: SNC_QOP '%s <sup>'</sup> "	
SNC_LIB	"GUI-OPTION: SNC is set to: %s"	
SAPGUI_INPLACE	"GUI-OPTION: environment variable SAPGUI_INPLACE is on"	

Settings for each variable are written to the array via pointer in the EDI register. EDI is being set before the function call:

```
edi, [ebp+2884h+var_2884] ; options here like +0x15...
.text:6440EE00
                                lea
.text:6440EE03
                                        ecx, [esi+24h]
                                lea
.text:6440EE06
                                call
                                        load_command_line
.text:6440EE0B
                                        edi, eax
                               mov
.text:6440EE0D
                                        ebx, ebx
                               xor
                                        edi, ebx
.text:6440EE0F
                                cmp
.text:6440EE11
                                jz
                                        short loc_6440EE42
.text:6440EE13
                                push
.text:6440EE14
                                        offset aSapguiStoppedA; "Sapgui stopped after commandline
                               push
    interp"...
.text:6440EE19
                                        dword_644F93E8
                                push
.text:6440EE1F
                                        FEWTraceError
```

Now, can we find "data record mode switched on" string? Yes, and here is the only reference in function CDwsGui::PrepareInfoWind How do I know class/method names? There is a lot of special debugging calls writing to log-files like:

```
.text:64405160
                                        dword ptr [esi+2854h]
                                push
.text:64405166
                                push
                                        offset aCdwsguiPrepare; "\nCDwsGui::PrepareInfoWindow:
   sapgui env"...
                                        dword ptr [esi+2848h]
.text:6440516B
                                push
.text:64405171
                                call
                                        dbg
.text:64405176
                                add
                                        esp, OCh
```

...or:

### It is very useful.

So let's see contents of the pesky nagging pop-up window function:

```
.text:64404F4F CDwsGui__PrepareInfoWindow proc near
.text:64404F4F
.text:64404F4F pvParam = byte ptr -3Ch
.text:64404F4F var_38 = dword ptr -38h
```

```
.text:64404F4F var_34
                               = dword ptr -34h
                               = tagRECT ptr -2Ch
.text:64404F4F rc
.text:64404F4F cy
                               = dword ptr -1Ch
.text:64404F4F h
                               = dword ptr -18h
.text:64404F4F var_14
                               = dword ptr -14h
.text:64404F4F var_10
                               = dword ptr -10h
.text:64404F4F var_4
                               = dword ptr -4
.text:64404F4F
.text:64404F4F
                                        30h
                               push
.text:64404F51
                               mov
                                        eax, offset loc_64438E00
                                        __EH_prolog3
.text:64404F56
                                call
                                        esi, ecx
.text:64404F5B
                               mov
                                                         ; ECX is pointer to object
.text:64404F5D
                                xor
                                        ebx, ebx
.text:64404F5F
                               lea
                                        ecx, [ebp+var_14]
.text:64404F62
                                        [ebp+var_10], ebx
                               mov
; demangled name: ATL::CStringT(void)
.text:64404F65
                                call
                                        ds:mfc90_316
.text:64404F6B
                                        [ebp+var_4], ebx
                                mov
                                        edi, [esi+2854h]
.text:64404F6E
                                lea
                                        offset aEnvironmentInf; "Environment information:\n"
.text:64404F74
                                push
                               mov
.text:64404F79
                                        ecx, edi
; demangled name: ATL::CStringT::operator=(char const *)
.text:64404F7B
                               call
                                        ds:mfc90_820
.text:64404F81
                                        [esi+38h], ebx
                                cmp
.text:64404F84
                                        ebx, ds:mfc90_2539
                               mov
.text:64404F8A
                                jbe
                                        short loc_64404FA9
.text:64404F8C
                               push
                                        dword ptr [esi+34h]
.text:64404F8F
                               lea
                                        eax, [ebp+var_14]
.text:64404F92
                                        offset aWorkingDirecto; "working directory: '\%s'\n"
                               push
.text:64404F97
                               push
; demangled name: ATL::CStringT::Format(char const *,...)
.text:64404F98
                                        ebx; mfc90_2539
                                call
.text:64404F9A
                                add
                                        esp, OCh
.text:64404F9D
                                lea
                                        eax, [ebp+var_14]
.text:64404FA0
                                push
                                        eax
.text:64404FA1
                               mov
                                        ecx, edi
; demangled name: ATL::CStringT::operator+=(class ATL::CSimpleStringT<char, 1> const &)
.text:64404FA3
                                        ds:mfc90_941
                                call
.text:64404FA9
.text:64404FA9 loc_64404FA9:
.text:64404FA9
                                        eax, [esi+38h]
                               mov
.text:64404FAC
                                        eax, eax
                               test
.text:64404FAE
                                jbe
                                        short loc_64404FD3
.text:64404FB0
                               push
.text:64404FB1
                               lea
                                        eax, [ebp+var_14]
.text:64404FB4
                                        offset aTraceLevelDAct; "trace level \%d activated\n"
                                push
.text:64404FB9
                               push
; demangled name: ATL::CStringT::Format(char const *,...)
.text:64404FBA
                               call
                                        ebx; mfc90_2539
.text:64404FBC
                                add
                                        esp, OCh
.text:64404FBF
                                lea
                                        eax, [ebp+var_14]
.text:64404FC2
                                push
                                        eax
.text:64404FC3
                                mov
                                        ecx, edi
; demangled name: ATL::CStringT::operator+=(class ATL::CSimpleStringT<char, 1> const &)
.text:64404FC5
                                        ds:mfc90_941
                                call
```

```
.text:64404FCB
                                xor
                                        ebx, ebx
.text:64404FCD
                                inc
                                        ebx
.text:64404FCE
                                        [ebp+var_10], ebx
                                mov
.text:64404FD1
                                jmp
                                        short loc_64404FD6
.text:64404FD3 ;
.text:64404FD3
.text:64404FD3 loc_64404FD3:
.text:64404FD3
                                xor
                                        ebx, ebx
.text:64404FD5
                                inc
                                        ebx
.text:64404FD6
.text:64404FD6 loc_64404FD6:
                                        [esi+38h], ebx
.text:64404FD6
                                cmp
.text:64404FD9
                                jbe
                                        short loc_64404FF1
.text:64404FDB
                                        dword ptr [esi+2978h], 0
                                cmp
                                        short loc_64404FF1
.text:64404FE2
                                jz
.text:64404FE4
                                push
                                        offset aHexdumpInTrace; "hexdump in trace activated\n"
.text:64404FE9
                                mov
; demangled name: ATL::CStringT::operator+=(char const *)
.text:64404FEB
                                call
                                        ds:mfc90_945
.text:64404FF1
.text:64404FF1 loc_64404FF1:
.text:64404FF1
.text:64404FF1
                                        byte ptr [esi+78h], 0
                                cmp
.text:64404FF5
                                        short loc_64405007
                                jz
                                        offset aLoggingActivat ; "logging activated\n"
.text:64404FF7
                                push
.text:64404FFC
                                        ecx, edi
                                mov
; demangled name: ATL::CStringT::operator+=(char const *)
                                call
                                        ds:mfc90_945
.text:64404FFE
                                        [ebp+var_10], ebx
.text:64405004
                                mov
.text:64405007
.text:64405007 loc_64405007:
.text:64405007
                                        byte ptr [esi+3Dh], 0
                                cmp
.text:6440500B
                                jz
                                        short bypass
.text:6440500D
                                        offset aDataCompressio; "data compression switched off\n"
                                push
.text:64405012
                                mov
                                        ecx, edi
; demangled name: ATL::CStringT::operator+=(char const *)
.text:64405014
                                call
                                        ds:mfc90_945
.text:6440501A
                                        [ebp+var_10], ebx
                                mov
.text:6440501D
.text:6440501D bypass:
                                        eax, [esi+20h]
.text:6440501D
                                mov
.text:64405020
                                test
                                        eax, eax
                                        short loc_6440503A
.text:64405022
                                jz
.text:64405024
                                        dword ptr [eax+28h], 0
                                cmp
                                jz
                                        short loc_6440503A
.text:64405028
.text:6440502A
                                        offset aDataRecordMode; "data record mode switched on\n"
                                push
.text:6440502F
                                        ecx, edi
                                mov
; demangled name: ATL::CStringT::operator+=(char const *)
.text:64405031
                                call
                                        ds:mfc90_945
.text:64405037
                                mov
                                        [ebp+var_10], ebx
.text:6440503A
.text:6440503A loc_6440503A:
.text:6440503A
                                        ecx, edi
.text:6440503A
                                mov
.text:6440503C
                                        [ebp+var_10], ebx
                                cmp
                                jnz
.text:6440503F
                                        loc_64405142
                                        offset aForMaximumData ; "\nFor maximum data security
.text:64405045
                                push
```

```
delete\nthe s"...
; demangled name: ATL::CStringT::operator+=(char const *)
.text:6440504A
                                 call
                                         ds:mfc90_945
.text:64405050
                                 xor
                                         edi, edi
                                push
                                                           ; fWinIni
.text:64405052
                                         edi
.text:64405053
                                 lea
                                         eax,
                                              [ebp+pvParam]
.text:64405056
                                 push
                                         eax
                                                           ; pvParam
.text:64405057
                                         edi
                                                           ; uiParam
                                 push
.text:64405058
                                 push
                                                          ; uiAction
                                         ds:SystemParametersInfoA
.text:6440505A
                                 call
.text:64405060
                                 mov
                                         eax, [ebp+var_34]
.text:64405063
                                 cmp
                                         eax, 1600
.text:64405068
                                 jle
                                         short loc_64405072
.text:6440506A
                                 cdq
.text:6440506B
                                 sub
                                         eax, edx
.text:6440506D
                                 sar
                                         eax, 1
.text:6440506F
                                 mov
                                         [ebp+var_34], eax
.text:64405072
.text:64405072 loc_64405072:
.text:64405072
                                 push
                                                           ; hWnd
.text:64405073
                                 mov
                                         [ebp+cy], OAOh
.text:6440507A
                                 call
                                         ds:GetDC
.text:64405080
                                         [ebp+var_10], eax
                                 mov
.text:64405083
                                 mov
                                         ebx, 12Ch
.text:64405088
                                         eax, edi
                                 cmp
.text:6440508A
                                         loc_64405113
                                 jz
.text:64405090
                                 push
                                         11h
.text:64405092
                                 call
                                         ds:GetStockObject
.text:64405098
                                mov
                                         edi, ds:SelectObject
.text:6440509E
                                push
                                         eax
                                                           ; h
                                                          ; hdc
.text:6440509F
                                         [ebp+var_10]
                                push
.text:644050A2
                                 call
                                         edi ; SelectObject
.text:644050A4
                                 and
                                         [ebp+rc.left], 0
.text:644050A8
                                 and
                                         [ebp+rc.top], 0
.text:644050AC
                                 mov
                                         [ebp+h], eax
                                push
                                                           ; format
.text:644050AF
                                         401h
                                         eax, [ebp+rc]
.text:644050B4
                                 lea
.text:644050B7
                                 push
                                         eax
                                                           ; lprc
.text:644050B8
                                         ecx, [esi+2854h]
                                 lea
.text:644050BE
                                         [ebp+rc.right], ebx
                                 mov
.text:644050C1
                                         [ebp+rc.bottom], OB4h
                                 mov
; demangled name: ATL::CSimpleStringT::GetLength(void)
.text:644050C8
                                 call
                                         ds:mfc90_3178
.text:644050CE
                                push
                                                           ; cchText
                                         eax
.text:644050CF
                                 lea
                                         ecx, [esi+2854h]
; demangled name: const char* ATL::CSimpleStringT::operator PCXSTR
.text:644050D5
                                 call
                                         ds:mfc90_910
.text:644050DB
                                 push
                                                           ; lpchText
                                                           ; hdc
.text:644050DC
                                 push
                                         [ebp+var_10]
                                         ds:DrawTextA
.text:644050DF
                                 call
.text:644050E5
                                 push
                                                           ; nIndex
.text:644050E7
                                 call
                                         ds:GetSystemMetrics
.text:644050ED
                                 mov
                                         ecx, [ebp+rc.bottom]
.text:644050F0
                                         ecx, [ebp+rc.top]
                                 sub
.text:644050F3
                                 cmp
                                         [ebp+h], 0
.text:644050F7
                                         eax, [eax+ecx+28h]
                                 lea
.text:644050FB
                                 mov
                                         [ebp+cy], eax
                                         short loc_64405108
.text:644050FE
                                 jz
```

```
.text:64405100
                                push
                                        [ebp+h]
                                                         ; h
.text:64405103
                                push
                                        [ebp+var_10]
                                                         ; hdc
.text:64405106
                                call
                                        edi ; SelectObject
.text:64405108
.text:64405108 loc_64405108:
                                                         ; hDC
.text:64405108
                                        [ebp+var_10]
                                push
                                                         ; hWnd
.text:6440510B
                                push
                                        0
                                call
                                        ds:ReleaseDC
.text:6440510D
.text:64405113
.text:64405113 loc_64405113:
.text:64405113
                                        eax, [ebp+var_38]
                                mov
.text:64405116
                                push
                                        80h
                                                         ; uFlags
.text:6440511B
                                push
                                        [ebp+cy]
                                                         ; cy
.text:6440511E
                                inc
                                        eax
                                        ebx
.text:6440511F
                                push
                                                         ; cx
.text:64405120
                               push
                                        eax
                                                         ; Y
.text:64405121
                                        eax, [ebp+var_34]
                               mov
.text:64405124
                                add
                                        eax, OFFFFFED4h
                                cdq
.text:64405129
.text:6440512A
                                sub
                                        eax, edx
.text:6440512C
                                sar
                                        eax, 1
.text:6440512E
                                push
                                        eax
                                                         ; X
.text:6440512F
                                push
                                                         ; hWndInsertAfter
.text:64405131
                                        dword ptr [esi+285Ch]; hWnd
                               push
.text:64405137
                                call
                                        ds:SetWindowPos
.text:6440513D
                                        ebx, ebx
                                xor
.text:6440513F
                                inc
                                        ebx
.text:64405140
                                jmp
                                        short loc_6440514D
.text:64405142 ; -----
.text:64405142
.text:64405142 loc_64405142:
.text:64405142
                                        offset byte_64443AF8
                               push
; demangled name: ATL::CStringT::operator=(char const *)
.text:64405147
                                        ds:mfc90_820
                                call
.text:6440514D
.text:6440514D loc_6440514D:
                                        dword_6450B970, ebx
.text:6440514D
                                cmp
.text:64405153
                                jl
                                        short loc_64405188
                                        sub_6441C910
.text:64405155
                                call
.text:6440515A
                                        dword_644F858C, ebx
                                mov
.text:64405160
                                        dword ptr [esi+2854h]
                                push
.text:64405166
                                push
                                        offset aCdwsguiPrepare; "\nCDwsGui::PrepareInfoWindow:
   sapgui env"...
.text:6440516B
                                        dword ptr [esi+2848h]
                                push
.text:64405171
                                call
                                        dbg
.text:64405176
                                add
                                        esp, 0Ch
                                        dword_644F858C, 2
.text:64405179
                                mov
                                        sub_6441C920
.text:64405183
                                call
.text:64405188
.text:64405188 loc_64405188:
                                        [ebp+var_4], OFFFFFFFh
.text:64405188
                                or
.text:6440518C
                                        ecx, [ebp+var_14]
                               lea
; demangled name: ATL::CStringT::~CStringT()
.text:6440518F
                                call
                                        ds:mfc90_601
.text:64405195
                                call
                                        __EH_epilog3
.text:6440519A
                                retn
.text:6440519A CDwsGui__PrepareInfoWindow endp
```

ECX at function start gets pointer to object (since it is thiscall (2.1.1)-type of function). In our case, the object obviously

has class type CDwsGui. Depends of option turned on in the object, specific message part will be concatenated to resulting message.

If value at this+0x3D address is not zero, compression is off:

```
.text:64405007 loc_64405007:
.text:64405007
                                        byte ptr [esi+3Dh], 0
                                cmp
.text:6440500B
                                        short bypass
                                jz
.text:6440500D
                                        offset aDataCompressio ; "data compression switched off\n"
                                push
.text:64405012
                                        ecx, edi
                                mov
; demangled name: ATL::CStringT::operator+=(char const *)
.text:64405014
                                call
                                        ds:mfc90_945
.text:6440501A
                                         [ebp+var_10], ebx
                                mov
.text:6440501D
.text:6440501D bypass:
```

It is interesting, that finally, var\_10 variable state defines whether the message is to be shown at all:

```
.text:6440503C
                                         [ebp+var_10], ebx
                                cmp
.text:6440503F
                                jnz
                                         exit; bypass drawing
; add strings "For maximum data security delete" / "the setting(s) as soon as possible !":
                                         offset aForMaximumData; "\nFor maximum data security
.text:64405045
                                push
    delete\nthe s"...
.text:6440504A
                                call
                                         ds:mfc90_945 ; ATL::CStringT::operator+=(char const *)
.text:64405050
                                         edi, edi
                                xor
.text:64405052
                                push
                                         edi
                                                          ; fWinIni
.text:64405053
                                         eax, [ebp+pvParam]
                                lea
                                                          ; pvParam
.text:64405056
                                push
                                         eax
                                                          ; uiParam
.text:64405057
                                         edi
                                push
.text:64405058
                                push
                                         30h
                                                          ; uiAction
.text:6440505A
                                call
                                         ds:SystemParametersInfoA
.text:64405060
                                         eax, [ebp+var_34]
                                mov
.text:64405063
                                         eax, 1600
                                cmp
.text:64405068
                                jle
                                         short loc_64405072
.text:6440506A
                                cdq
.text:6440506B
                                sub
                                         eax, edx
.text:6440506D
                                sar
                                         eax, 1
.text:6440506F
                                         [ebp+var_34], eax
                                mov
.text:64405072
.text:64405072 loc_64405072:
start drawing:
                                                          ; hWnd
.text:64405072
                                push
                                         edi
.text:64405073
                                mov
                                         [ebp+cy], OAOh
.text:6440507A
                                         ds:GetDC
                                call
```

Let's check our theory on practice. JNZ at this line ...

```
.text:6440503F
                               jnz
                                       exit; bypass drawing
```

...replace it with just JMP, and get SAPGUI working without the pesky nagging pop-up window appearing!

function) function and this+0x3D variable in the CDwsGui::PrepareInfoWindow. Are we sure the value is the same? I'm starting to search for all occurrences of 0x15 value in code. For a small programs like SAPGUI, it sometimes works. Here is the first occurrence I got:

Now let's dig deeper and find connection between 0x15 offset in the load\_command\_line() (I gave the name to the

```
.text:64404C19 sub_64404C19
                               proc near
.text:64404C19
.text:64404C19 arg_0
                               = dword ptr 4
.text:64404C19
```

```
.text:64404C19
                                         ebx
                                push
.text:64404C1A
                                push
                                         ebp
.text:64404C1B
                                         esi
                                push
.text:64404C1C
                                push
                                         edi
.text:64404C1D
                                         edi, [esp+10h+arg_0]
                                mov
.text:64404C21
                                         eax, [edi]
                                mov
.text:64404C23
                                         esi, ecx; ESI/ECX are pointers to some unknown object.
                                mov
.text:64404C25
                                mov
                                         [esi], eax
.text:64404C27
                                         eax, [edi+4]
                                mov
.text:64404C2A
                                         [esi+4], eax
                                mov
                                         eax, [edi+8]
.text:64404C2D
                                mov
                                         [esi+8], eax
.text:64404C30
                                mov
.text:64404C33
                                lea
                                         eax, [edi+0Ch]
.text:64404C36
                                push
                                         eax
                                         ecx, [esi+0Ch]
.text:64404C37
                                lea
                   ATL::CStringT::operator=(class ATL::CStringT ... &)
; demangled name:
.text:64404C3A
                                call
                                         ds:mfc90_817
.text:64404C40
                                         eax, [edi+10h]
                                mov
.text:64404C43
                                mov
                                         [esi+10h], eax
                                         al, [edi+14h]
.text:64404C46
                                mov
.text:64404C49
                                         [esi+14h], al
                                mov
.text:64404C4C
                                mov
                                         al, [edi+15h]; copy byte from 0x15 offset
.text:64404C4F
                                         [esi+15h], al; to 0x15 offset in CDwsGui object
                                mov
```

The function was called from the function named *CDwsGui::CopyOptions*! And thanks again for debugging information. But the real answer in the function *CDwsGui::Init()*:

```
.text:6440B0BF loc_6440B0BF:
                                        eax, [ebp+arg_0]
.text:6440B0BF
                                mov
.text:6440B0C2
                                         [ebp+arg_4]
                                push
.text:6440B0C5
                                         [esi+2844h], eax
                                mov
.text:6440B0CB
                                lea
                                        eax, [esi+28h]; ESI is pointer to CDwsGui object
.text:6440B0CE
                                push
.text:6440B0CF
                                        CDwsGui__CopyOptions
                                call
```

Finally, we understand: array filled in the load\_command\_line() function is actually placed in the *CDwsGui* class but on this+0x28 address. 0x15 + 0x28 is exactly 0x3D. OK, we found the point where the value is copied to.

Let's also find other places where 0x3D offset is used. Here is one of them in the *CDwsGui::SapguiRun* function (again, thanks to debugging calls):

```
.text:64409D58
                                         [esi+3Dh], bl
                                cmp
                                                          ; ESI is pointer to CDwsGui object
.text:64409D5B
                                         ecx, [esi+2B8h]
                                lea
                                         al
.text:64409D61
                                setz
.text:64409D64
                                                          ; arg_10 of CConnectionContext::
                                push
   CreateNetwork
                                         dword ptr [esi+64h]
.text:64409D65
                                push
; demangled name: const char* ATL::CSimpleStringT::operator PCXSTR
.text:64409D68
                                call
                                         ds:mfc90_910
.text:64409D68
                                                          ; no arguments
.text:64409D6E
                                push
                                         eax
.text:64409D6F
                                         ecx, [esi+2BCh]
                                lea
; demangled name: const char* ATL::CSimpleStringT::operator PCXSTR
.text:64409D75
                                call
                                         ds:mfc90_910
.text:64409D75
                                                          ; no arguments
.text:64409D7B
                                push
                                         eax
.text:64409D7C
                                push
                                         esi
.text:64409D7D
                                lea
                                         ecx, [esi+8]
.text:64409D80
                                call
                                         CConnectionContext__CreateNetwork
```

Let's check our findings. Replace the setz al here to the xor eax, eax / nop instructions, clear TDW\_NOCOMPRESS environment variable and run SAPGUI. Wow! There is no more pesky nagging window (just as expected, because variable is not set) but in Wireshark we can see the network packets are not compressed anymore! Obviously, this is the point where compression flag is to be set in the *CConnectionContext* object.

So, compression flag is passed in the 5th argument of function *CConnectionContext::CreateNetwork*. Inside the function, another one is called:

```
.text:64403476
                                push
                                         [ebp+compression]
.text:64403479
                                push
                                         [ebp+arg_C]
                                         [ebp+arg_8]
.text:6440347C
                                 push
                                         [ebp+arg_4]
.text:6440347F
                                 push
                                         [ebp+arg_0]
.text:64403482
                                 push
.text:64403485
                                 call
                                         CNetwork__CNetwork
```

Compression flag is passing here in the 5th argument to the CNetwork::CNetwork constructor.

And here is how *CNetwork* constructor sets a flag in the *CNetwork* object according to the 5th argument **and** an another variable which probably could affect network packets compression too.

```
.text:64411DF1
                               cmp
                                       [ebp+compression], esi
                                       short set_EAX_to_0
.text:64411DF7
                               jz
.text:64411DF9
                               mov
                                       al, [ebx+78h]
                                                      ; another value may affect compression?
                                       al, '3'
.text:64411DFC
                               cmp
.text:64411DFE
                               jz
                                       short set_EAX_to_1
                                       al, '4'
.text:64411E00
                               cmp
.text:64411E02
                                       short set_EAX_to_0
                               jnz
.text:64411E04
.text:64411E04 set_EAX_to_1:
                                       eax, eax
.text:64411E04
                               xor
.text:64411E06
                               inc
                                       eax
                                                       ; EAX -> 1
.text:64411E07
                               jmp
                                       short loc_64411E0B
.text:64411E09 ; -----
.text:64411E09
.text:64411E09 set_EAX_to_0:
.text:64411E09
.text:64411E09
                                                       ; EAX -> 0
                               xor
                                       eax, eax
.text:64411E0B
.text:64411E0B loc_64411E0B:
.text:64411E0B
                                       [ebx+3A4h], eax; EBX is pointer to CNetwork object
                               mov
```

At this point we know the compression flag is stored in the CNetwork class at this+0x3A4 address.

Now let's dig across SAPguilib.dll for 0x3A4 value. And here is the second occurrence in the *CDwsGui::OnClientMessageWrite* (endless thanks for debugging information):

```
.text:64406F76 loc_64406F76:
.text:64406F76
                                         ecx, [ebp+7728h+var_7794]
                                mov
                                         dword ptr [ecx+3A4h], 1
.text:64406F79
                                cmp
                                         compression_flag_is_zero
.text:64406F80
                                jnz
                                        byte ptr [ebx+7], 1
.text:64406F86
                                mov
                                        eax, [esi+18h]
.text:64406F8A
                                mov
.text:64406F8D
                                mov
                                        ecx, eax
.text:64406F8F
                                        eax, eax
                                test
.text:64406F91
                                         short loc_64406FFF
                                ja
                                         ecx, [esi+14h]
.text:64406F93
                                mov
                                         eax, [esi+20h]
.text:64406F96
                                mov
.text:64406F99
.text:64406F99 loc_64406F99:
                                push
                                         dword ptr [edi+2868h]; int
.text:64406F99
                                         edx, [ebp+7728h+var_77A4]
.text:64406F9F
                                lea
.text:64406FA2
                                push
                                         edx
                                                          ; int
                                         30000
                                                          ; int
.text:64406FA3
                                push
                                         edx, [ebp+7728h+Dst]
.text:64406FA8
                                lea
.text:64406FAB
                                push
                                                          ; Dst
```

.text:64406FAC	push	ecx ; int
.text:64406FAD	push	eax ; Src
.text:64406FAE	push	dword ptr [edi+28C0h] ; int
.text:64406FB4	call	sub_644055C5 ; actual compression routine
.text:64406FB9	add	esp, 1Ch
.text:64406FBC	cmp	eax, OFFFFFF6h
.text:64406FBF	jz	short loc_64407004
.text:64406FC1	cmp	eax, 1
.text:64406FC4	jz	loc_6440708C
.text:64406FCA	cmp	eax, 2
.text:64406FCD	jz	short loc_64407004
.text:64406FCF	push	eax
.text:64406FD0	push	offset aCompressionErr ; "compression error [rc = \%d]-
program wi"		
.text:64406FD5	push	offset aGui_err_compre ; "GUI_ERR_COMPRESS"
.text:64406FDA	push	dword ptr [edi+28D0h]
.text:64406FE0	call	SapPcTxtRead
L		

Let's take a look into *sub\_644055C5*. In it we can only see call to memcpy() and an other function named (by IDA) *sub\_64417440*. And, let's take a look inside *sub\_64417440*. What we see is:

.text:6441747C	push	offset aErrorCsrcompre ; "\nERROR: CsRCompress: invalid
handle"		
.text:64417481	call	eax ; dword_644F94C8
.text:64417483	add	esp, 4

Voilà! We've found the function which actually compresses data. As I revealed in past, this function is used in SAP and also open-source MaxDB project. So it is available in sources.

Doing last check here:

.text:64406F79	cmp	dword ptr [ecx+3A4h], 1	
.text:64406F80	jnz	compression_flag_is_zero	

Replace JNZ here for unconditional JMP. Remove environment variable TDW\_NOCOMPRESS. Voilà! In Wireshark we see the client messages are not compressed. Server responses, however, are compressed.

So we found exact connection between environment variable and the point where data compression routine may be called or may be bypassed.

## 7.3.2 SAP 6.0 password checking functions

While returning again to my SAP 6.0 IDES installed in VMware box, I figured out I forgot the password for SAP\* account, then it back to my memory, but now I got error message «Password logon no longer possible - too many failed attempts», since I've spent all these attempts in trying to recall it.

First extremely good news is the full *disp+work.pdb* file is supplied with SAP, it contain almost everything: function names, structures, types, local variable and argument names, etc. What a lavish gift!

I got TYPEINFODUMP<sup>16</sup> utility for converting PDB files into something readable and grepable.

Here is an example of function information + its arguments + its local variables:

```
FUNCTION ThVmcSysEvent
  Address:
                   10143190 Size:
                                        675 bytes Index:
                                                              60483 TypeIndex:
                                                                                   60484
  Type: int NEAR_C ThVmcSysEvent (unsigned int, unsigned char, unsigned short*)
Flags: 0
PARAMETER events
  Address: Reg335+288 Size:
                                    4 bytes
                                            Index:
                                                        60488 TypeIndex:
                                                                             60489
  Type: unsigned int
Flags: d0
PARAMETER opcode
  Address: Reg335+296
                                    1 bytes
                                             Index:
                                                        60490
                                                              TypeIndex:
                                                                             60491
  Type: unsigned char
Flags: d0
PARAMETER serverName
```

<sup>16</sup>http://www.debuginfo.com/tools/typeinfodump.html

Address: Reg335+304 Size: 8 bytes Index: 60492 TypeIndex: 60493 Type: unsigned short\* Flags: d0 STATIC\_LOCAL\_VAR func Address: 12274af0 Size: 8 bytes Index: 60495 TypeIndex: 60496 Type: wchar\_t\* Flags: 80 LOCAL\_VAR admhead Address: Reg335+304 Size: 8 bytes Index: 60498 TypeIndex: 60499 Type: unsigned char\* Flags: 90 LOCAL\_VAR record Address: Reg335+64 Size: 204 bytes Index: 60501 TypeIndex: 60502 Type: AD\_RECORD Flags: 90 LOCAL\_VAR adlen Address: Reg335+296 Size: 4 bytes Index: 60508 TypeIndex: 60509 Type: int Flags: 90

#### And here is an example of some structure:

```
STRUCT DBSL_STMTID
Size: 120 Variables: 4 Functions: 0 Base classes: 0
MEMBER moduletype
  Type: DBSL_MODULETYPE
  Offset:
                0 Index:
                                 3 TypeIndex:
                                                  38653
MEMBER module
  Type: wchar_t module[40]
                4 Index:
                                                    831
  Offset:
                                 3 TypeIndex:
MEMBER stmtnum
  Type: long
                                                    440
  Offset:
               84 Index:
                                 3 TypeIndex:
MEMBER timestamp
  Type: wchar_t timestamp[15]
                                  3 TypeIndex:
  Offset:
                88 Index:
                                                   6612
```

#### Wow!

Another good news is: *debugging* calls (there are plenty of them) are very useful. Here you can also notice *ct\_level* global variable<sup>17</sup>, reflecting current trace level.

There is a lot of such debugging inclusions in the disp+work.exe file:

```
cmp
        cs:ct_level, 1
jl
        short loc_1400375DA
call
        DpLock
        rcx, aDpxxtool4_c ; "dpxxtool4.c"
lea
        edx, 4Eh
mov
                        ; line
        {\tt CTrcSaveLocation}
call
        r8, cs:func_48
mov
mov
        rcx, cs:hdl
                        ; hdl
        rdx, aSDpreadmemvalu; "%s: DpReadMemValue (%d)"
lea
mov
        r9d, ebx
call
        DpTrcErr
call
        DpUnlock
```

If current trace level is bigger or equal to threshold defined in the code here, debugging message will be written to log files like  $dev \ w0$ ,  $dev \ disp$ , and other  $dev^*$  files.

Let's do grepping on file I got with the help of TYPEINFODUMP utility:

```
cat "disp+work.pdb.d" | grep FUNCTION | grep -i password
```

I got:

<sup>17</sup> More about trace level: http://help.sap.com/saphelp\_nwpi71/helpdata/en/46/962416a5a613e8e10000000a155369/content.htm

```
FUNCTION rcui::AgiPassword::DiagISelection
FUNCTION ssf_password_encrypt
FUNCTION ssf_password_decrypt
FUNCTION password_logon_disabled
FUNCTION dySignSkipUserPassword
FUNCTION migrate_password_history
FUNCTION password_is_initial
FUNCTION rcui::AgiPassword::IsVisible
FUNCTION password_distance_ok
FUNCTION get_password_downwards_compatibility
FUNCTION dySignUnSkipUserPassword
FUNCTION rcui::AgiPassword::GetTypeName
FUNCTION 'rcui::AgiPassword::AgiPassword'::'1'::dtor$2
FUNCTION 'rcui::AgiPassword::AgiPassword'::'1'::dtor$0
FUNCTION 'rcui::AgiPassword::AgiPassword'::'1'::dtor$1
FUNCTION usm_set_password
FUNCTION rcui::AgiPassword::TraceTo
FUNCTION days_since_last_password_change
FUNCTION rsecgrp_generate_random_password
FUNCTION rcui::AgiPassword::'scalar deleting destructor'
FUNCTION password_attempt_limit_exceeded
FUNCTION handle_incorrect_password
FUNCTION 'rcui::AgiPassword::'scalar deleting destructor''::'1'::dtor$1
FUNCTION calculate_new_password_hash
FUNCTION shift_password_to_history
FUNCTION rcui::AgiPassword::GetType
FUNCTION found_password_in_history
FUNCTION 'rcui::AgiPassword::'scalar deleting destructor''::'1'::dtor$0
FUNCTION rcui::AgiObj::IsaPassword
FUNCTION password_idle_check
FUNCTION SlicHwPasswordForDay
FUNCTION rcui::AgiPassword::IsaPassword
FUNCTION rcui::AgiPassword::AgiPassword
FUNCTION delete_user_password
FUNCTION usm_set_user_password
FUNCTION Password_API
FUNCTION get_password_change_for_SSO
FUNCTION password_in_USR40
FUNCTION rsec_agrp_abap_generate_random_password
```

Let's also try to search for debug messages which contain words *«password»* and *«locked»*. One of them is the string *«user was locked by subsequently failed password logon attempts»* referenced in function *password\_attempt\_limit\_exceeded()*.

Other string this function I found may write to log file are: *«password logon attempt will be rejected immediately (preventing dictionary attacks)»*, *«failed-logon lock: expired (but not removed due to 'read-only' operation)»*, *«failed-logon lock: expired => removed»*.

After playing for a little with this function, I quickly noticed the problem is exactly in it. It is called from *chckpass()* function—one of the password checking functions.

First, I would like to be sure I'm at the correct point: Run my *tracer* <sup>6.0.5</sup>:

```
tracer64.exe -a:disp+work.exe bpf=disp+work.exe!chckpass,args:3,unicode
```

```
PID=2236|TID=2248|(0) disp+work.exe!chckpass (0x202c770, L"Brewered1
", 0x41) (called from 0x1402f1060 (disp+work.exe!usrexist+0x3c0))
PID=2236|TID=2248|(0) disp+work.exe!chckpass -> 0x35
```

Call path is: syssigni() -> DylSigni() -> dychkusr() -> usrexist() -> chckpass(). Number 0x35 is an error returning in chckpass() at that point:

```
.text:00000001402ED567 loc_1402ED567: ; CODE XREF: chckpass+B4
```

```
.text:0000001402ED567
                                                                 ; usr02
                                                rcx, rbx
.text:0000001402ED56A
                                        call
                                                password_idle_check
.text:0000001402ED56F
                                                eax, 33h
                                        cmp
.text:0000001402ED572
                                        jz
                                                loc_1402EDB4E
.text:00000001402ED578
                                                eax, 36h
                                        cmp
.text:0000001402ED57B
                                        jz
                                                loc_1402EDB3D
.text:0000001402ED581
                                                edx, edx
                                                                 ; usr02_readonly
                                        xor
.text:0000001402ED583
                                                rcx, rbx
                                        mov
                                                                ; usr02
.text:0000001402ED586
                                                password_attempt_limit_exceeded
                                        call
.text:0000001402ED58B
                                                al, al
                                        test
.text:00000001402ED58D
                                                short loc_1402ED5A0
                                        jz
                                                eax, 35h
.text:0000001402ED58F
                                        mov
.text:00000001402ED594
                                        add
                                                rsp, 60h
.text:0000001402ED598
                                                r14
                                        pop
.text:0000001402ED59A
                                                r12
                                        pop
.text:0000001402ED59C
                                                rdi
                                        pop
.text:0000001402ED59D
                                        pop
                                                rsi
.text:0000001402ED59E
                                                rbx
                                        pop
.text:0000001402ED59F
                                        retn
```

#### Fine, let's check:

```
tracer64.exe -a:disp+work.exe bpf=disp+work.exe!password_attempt_limit_exceeded,args:4,unicode,rt :0
```

```
PID=2744|TID=360|(0) disp+work.exe!password_attempt_limit_exceeded (0x202c770, 0, 0x257758, 0) (
    called from 0x1402ed58b (disp+work.exe!chckpass+0xeb))
PID=2744|TID=360|(0) disp+work.exe!password_attempt_limit_exceeded -> 1
PID=2744|TID=360|We modify return value (EAX/RAX) of this function to 0
PID=2744|TID=360|(0) disp+work.exe!password_attempt_limit_exceeded (0x202c770, 0, 0, 0) (called from 0x1402e9794 (disp+work.exe!chngpass+0xe4))
PID=2744|TID=360|(0) disp+work.exe!password_attempt_limit_exceeded -> 1
PID=2744|TID=360|We modify return value (EAX/RAX) of this function to 0
```

Excellent! I can successfully login now.

By the way, if I try to pretend I forgot the password, fixing *chckpass()* function return value at 0 is enough to bypass check:

```
tracer64.exe -a:disp+work.exe bpf=disp+work.exe!chckpass,args:3,unicode,rt:0
```

```
PID=2744|TID=360|(0) disp+work.exe!chckpass (0x202c770, L"bogus
", 0x41) (called from 0x1402f1060 (disp+work.exe!usrexist+0x3c0))
PID=2744|TID=360|(0) disp+work.exe!chckpass -> 0x35
PID=2744|TID=360|We modify return value (EAX/RAX) of this function to 0
```

What also can be said while analyzing password\_attempt\_limit\_exceeded() function is that at the very beginning of it, this call might be seen:

```
lea
        rcx, aLoginFailed_us; "login/failed_user_auto_unlock"
call
        sapgparam
test
        rax, rax
        short loc_1402E19DE
jz
movzx
        eax, word ptr [rax]
        ax, 'N'
cmp
        short loc_1402E19D4
iz
        ax, 'n'
cmp
        short loc_1402E19D4
jz
        ax, '0'
cmp
jnz
        short loc_1402E19DE
```

Obviously, function sapgparam() used to query value of some configuration parameter. This function can be called from 1768 different places. It seems, with the help of this information, we can easily find places in code, control flow of which can be affected by specific configuration parameters.

It is really sweet. Function names are very clear, much clearer than in the Oracle RDBMS. It seems, *disp+work* process written in C++. It was apparently rewritten some time ago?

#### 7.4 Oracle RDBMS

#### 7.4.1 V\$VERSION table in the Oracle RDBMS

Oracle RDBMS 11.2 is a huge program, main module oracle.exe contain approx. 124,000 functions. For comparison, Windows 7 x86 kernel (ntoskrnl.exe) —approx. 11,000 functions and Linux 3.9.8 kernel (with default drivers compiled) —31,000 functions.

Let's start with an easy question. Where Oracle RDBMS get all this information, when we execute such simple statement in SQL\*Plus:

```
SQL> select * from V$VERSION;
```

#### And we've got:

```
Dracle Database 11g Enterprise Edition Release 11.2.0.1.0 - Production
PL/SQL Release 11.2.0.1.0 - Production
CORE 11.2.0.1.0 Production
TNS for 32-bit Windows: Version 11.2.0.1.0 - Production
NLSRTL Version 11.2.0.1.0 - Production
```

Let's start. Where in the Oracle RDBMS we may find a string V\$VERSION?

As of win32-version, oracle.exe file contain the string, which can be investigated easily. But we can also use object (.o) files from Linux version of Oracle RDBMS since, unlike win32 version oracle.exe, function names (and global variables as well) are preserved there.

So, kqf.o file contain V\$VERSION string. The object file is in the main Oracle-library libserver11.a.

A reference to this text string we may find in the kqfviw table stored in the same file, kqf.o:

#### Listing 7.1: kqf.o

```
.rodata:0800C4A0 kqfviw
                                  dd OBh
                                                           ; DATA XREF: kqfchk:loc_8003A6D
                                                           ; kqfgbn+34
.rodata:0800C4A0
.rodata:0800C4A4
                                  dd offset _2_STRING_10102_0 ; "GV$WAITSTAT"
.rodata:0800C4A8
                                  dd 4
.rodata:0800C4AC
                                  dd offset _2__STRING_10103_0; "NULL"
.rodata:0800C4B0
.rodata:0800C4B4
                                  dd 0
.rodata:0800C4B8
                                  dd 195h
.rodata:0800C4BC
                                  dd 4
.rodata:0800C4C0
                                  dd 0
.rodata:0800C4C4
                                  dd OFFFFC1CBh
.rodata:0800C4C8
                                  dd 3
.rodata:0800C4CC
                                  dd 0
.rodata:0800C4D0
                                  dd OAh
.rodata:0800C4D4
                                  dd offset _2__STRING_10104_0; "V$WAITSTAT"
.rodata:0800C4D8
                                  dd 4
.rodata:0800C4DC
                                  dd offset _2__STRING_10103_0; "NULL"
.rodata:0800C4E0
                                  dd 3
.rodata:0800C4E4
                                  dd 0
.rodata:0800C4E8
                                  dd 4Eh
.rodata:0800C4EC
                                  dd 3
.rodata:0800C4F0
                                  dd 0
.rodata:0800C4F4
                                  dd OFFFFC003h
.rodata:0800C4F8
                                  dd 4
.rodata:0800C4FC
                                  dd 0
.rodata:0800C500
                                  dd 5
.rodata:0800C504
                                  dd offset _2__STRING_10105_0; "GV$BH"
.rodata:0800C508
.rodata:0800C50C
                                  dd offset _2__STRING_10103_0 ; "NULL"
.rodata:0800C510
                                  dd 3
.rodata:0800C514
                                  dd 0
.rodata:0800C518
                                  dd 269h
```

```
.rodata:0800C51C
                                  dd 15h
                                  dd 0
.rodata:0800C520
.rodata:0800C524
                                  dd OFFFFC1EDh
.rodata:0800C528
                                  dd 8
.rodata:0800C52C
                                  dd 0
.rodata:0800C530
                                  dd 4
.rodata:0800C534
                                  dd offset _2__STRING_10106_0 ; "V$BH"
.rodata:0800C538
                                  dd 4
.rodata:0800C53C
                                  dd offset _2__STRING_10103_0; "NULL"
.rodata:0800C540
.rodata:0800C544
                                  dd 0
.rodata:0800C548
                                  dd 0F5h
.rodata:0800C54C
                                  dd 14h
.rodata:0800C550
                                  0 bb
.rodata:0800C554
                                  dd OFFFFC1EEh
.rodata:0800C558
                                  dd 5
.rodata:0800C55C
                                  dd 0
```

By the way, often, while analysing Oracle RDBMS internals, you may ask yourself, why functions and global variable names are so weird. Supposedly, since Oracle RDBMS is very old product and was developed in C in 1980-s. And that was a time when C standard guaranteed function names/variables support only up to 6 characters inclusive: «6 significant initial characters in an external identifier» <sup>18</sup>

Probably, the table kqfviw contain most (maybe even all) views prefixed with V\$, these are *fixed views*, present all the time. Superficially, by noticing cyclic recurrence of data, we can easily see that each kqfviw table element has 12 32-bit fields. It is very simple to create a 12-elements structure in IDA and apply it to all table elements. As of Oracle RDBMS version 11.2, there are 1023 table elements, i.e., there are described 1023 of all possible *fixed views*. We will return to this number later.

As we can see, there is not much information in these numbers in fields. The very first number is always equals to name of view (without terminating zero. This is correct for each element. But this information is not very useful.

We also know that information about all fixed views can be retrieved from *fixed view* named V\$FIXED\_VIEW\_DEFINITION (by the way, the information for this view is also taken from kqfviw and kqfvip tables.) By the way, there are 1023 elements too.

So, V\$VERSION is some kind of thunk view for another view, named GV\$VERSION, which is, in turn:

Tables prefixed as X\$ in the Oracle RDBMS– is service tables too, undocumented, cannot be changed by user and refreshed dynamically.

Let's also try to search the text select BANNER from GV\$VERSION where inst\_id = USERENV('Instance') in the kqf .o file and we find it in the kqfvip table:

Listing 7.2: kqf.o

<sup>&</sup>lt;sup>18</sup> Draft ANSI C Standard (ANSI X3J11/88-090) (May 13, 1988)

```
rodata:080185A0 kqfvip
                                dd offset _2__STRING_11126_0; DATA XREF: kqfgvcn+18
.rodata:080185A0
                                                           ; kqfgvt+F
.rodata:080185A0
                                                           ; "select inst_id,decode(indx,1,'data
   bloc"...
.rodata:080185A4
                                  dd offset kqfv459_c_0
.rodata:080185A8
                                  dd 0
.rodata:080185AC
                                  dd 0
                                  dd offset _2__STRING_11378_0 ; "select BANNER from GV$VERSION
.rodata:08019570
   where in"...
.rodata:08019574
                                  dd offset kqfv133_c_0
.rodata:08019578
                                  dd 0
.rodata:0801957C
                                  dd 0
.rodata:08019580
                                  dd offset _2__STRING_11379_0 ; "select inst_id,decode(bitand(
    cfflg,1),0"...
.rodata:08019584
                                  dd offset kqfv403_c_0
.rodata:08019588
                                  dd 0
.rodata:0801958C
                                  dd 0
.rodata:08019590
                                  dd offset _2__STRING_11380_0; "select STATUS, NAME,
    IS_RECOVERY_DEST"...
.rodata:08019594
                                  dd offset kqfv199_c_0
```

The table appear to have 4 fields in each element. By the way, there are 1023 elements too. The second field pointing to another table, containing table fields for this *fixed view*. As of V\$VERSION, this table contain only two elements, first is 6 and second is BANNER string (the number (6) is this string length) and after, *terminating* element contain 0 and *null* C-string:

#### Listing 7.3: kqf.o

```
      .rodata:080BBAC4 kqfv133_c_0
      dd 6
      ; DATA XREF: .rodata:08019574

      .rodata:080BBAC8
      dd offset _2_STRING_5017_0 ; "BANNER"

      .rodata:080BBACC
      dd 0

      .rodata:080BBADO
      dd offset _2_STRING_0_0
```

By joining data from both kqfviw and kqfvip tables, we may get SQL-statements which are executed when user wants to query information from specific *fixed view*.

So I wrote an oracle tables<sup>19</sup> program, so to gather all this information from Oracle RDBMS for Linux object files. For V\$VERSION, we may find this:

#### Listing 7.4: Result of oracle tables

```
kqfviw_element.viewname: [V$VERSION] ?: 0x3 0x43 0x1 0xffffc085 0x4
kqfvip_element.statement: [select BANNER from GV$VERSION where inst_id = USERENV('Instance')]
kqfvip_element.params:
[BANNER]
```

and:

#### Listing 7.5: Result of oracle tables

```
kqfviw_element.viewname: [GV$VERSION] ?: 0x3 0x26 0x2 0xffffc192 0x1
kqfvip_element.statement: [select inst_id, banner from x$version]
kqfvip_element.params:
[INST_ID] [BANNER]
```

GV\$VERSION fixed view is distinct from V\$VERSION in only that way that it contains one more field with instance identifier. Anyway, we stuck at the table X\$VERSION. Just like any other X\$-tables, it is undocumented, however, we can query it:

<sup>19</sup>http://yurichev.com/oracle\_tables.html

```
ODBAF574 0 1
Oracle Database 11g Enterprise Edition Release 11.2.0.1.0 - Production
```

This table has additional fields like ADDR and INDX.

While scrolling kqf.o in IDA we may spot another table containing pointer to the X\$VERSION string, this is kqftab:

#### Listing 7.6: kqf.o

```
.rodata:0803CAC0
                                  dd 9
                                                           ; element number 0x1f6
.rodata:0803CAC4
                                  dd offset _2__STRING_13113_0 ; "X$VERSION"
.rodata:0803CAC8
.rodata:0803CACC
                                  dd offset _2__STRING_13114_0; "kqvt"
.rodata:0803CAD0
                                  dd 4
.rodata:0803CAD4
                                  dd 4
.rodata:0803CAD8
                                  dd 0
.rodata:0803CADC
                                  dd 4
.rodata:0803CAE0
                                  dd OCh
.rodata:0803CAE4
                                  dd OFFFFC075h
.rodata:0803CAE8
                                  44.3
.rodata:0803CAEC
                                  dd 0
.rodata:0803CAF0
                                  dd 7
.rodata:0803CAF4
                                  dd offset _2__STRING_13115_0 ; "X$KQFSZ"
.rodata:0803CAF8
.rodata:0803CAFC
                                  dd offset _2__STRING_13116_0; "kqfsz"
.rodata:0803CB00
.rodata:0803CB04
                                  dd 38h
.rodata:0803CB08
                                  dd 0
.rodata:0803CB0C
                                  dd 7
.rodata:0803CB10
                                  0 66
.rodata:0803CB14
                                  dd OFFFFCO9Dh
.rodata:0803CB18
                                  dd 2
.rodata:0803CB1C
                                  dd 0
```

There are a lot of references to X\$-table names, apparently, to all Oracle RDBMS 11.2 X\$-tables. But again, we have not enough information. I have no idea, what kqvt string means. kq prefix may means *kernel* and *query*. v, apparently, means *version* and t - type? Frankly speaking, I do not know.

The table named similarly can be found in kqf.o:

#### Listing 7.7: kqf.o

```
.rodata:0808C360 kqvt_c_0
                                 kqftap_param <4, offset _2__STRING_19_0, 917h, 0, 0, 0, 4, 0, 0>
.rodata:0808C360
                                                         ; DATA XREF: .rodata:08042680
.rodata:0808C360
                                                          ; "ADDR"
.rodata:0808C384
                                 kqftap_param <4, offset _2__STRING_20_0, OBO2h, 0, 0, 0, 4, 0,
   O> ; "INDX"
.rodata:0808C3A8
                                 kqftap_param <7, offset _2__STRING_21_0, 0B02h, 0, 0, 0, 4, 0,
   0> ; "INST_ID"
                                 kqftap_param <6, offset _2__STRING_5017_0, 601h, 0, 0, 0, 50h,
.rodata:0808C3CC
   O, O>; "BANNER"
.rodata:0808C3F0
                                 kqftap_param <0, offset _2__STRING_0_0, 0, 0, 0, 0, 0, 0>
```

It contain information about all fields in the X\$VERSION table. The only reference to this table present in the kqftap table:

### Listing 7.8: kqf.o

It is interesting that this element here is 0x1f6th (502nd), just as a pointer to the X\$VERSION string in the kqftab table. Probably, kqftap and kqftab tables are complement each other, just like kqfvip and kqfviw. We also see a pointer to the kqvrow() function. Finally, we got something useful!

So I added these tables to my oracle tables<sup>20</sup> utility too. For X\$VERSION I've got:

#### Listing 7.9: Result of oracle tables

```
kqftab_element.name: [X$VERSION] ?: [kqvt] 0x4 0x4 0x4 0xc 0xffffc075 0x3
kqftap_param.name=[ADDR] ?: 0x917 0x0 0x0 0x0 0x4 0x0 0x0
kqftap_param.name=[INDX] ?: 0xb02 0x0 0x0 0x0 0x4 0x0 0x0
kqftap_param.name=[INST_ID] ?: 0xb02 0x0 0x0 0x0 0x4 0x0 0x0
kqftap_param.name=[BANNER] ?: 0x601 0x0 0x0 0x0 0x50 0x0 0x0
kqftap_element.fn1=kqvrow
kqftap_element.fn2=NULL
```

With the help of *tracer* <sup>6.0.5</sup>, it is easy to check that this function called 6 times in row (from the qerfxFetch() function) while querying X\$VERSION table.

Let's run tracer 6.0.5 in the cc mode (it will comment each executed instruction):

```
tracer -a:oracle.exe bpf=oracle.exe!_kqvrow,trace:cc
```

```
_kqvrow_
                proc near
var_7C
                = byte ptr -7Ch
var_18
                = dword ptr -18h
var_14
                = dword ptr -14h
Dest
               = dword ptr -10h
var_C
               = dword ptr -0Ch
var_8
                = dword ptr -8
var_4
               = dword ptr -4
arg_8
                = dword ptr 10h
                = dword ptr 14h
arg_C
                = dword ptr 1Ch
arg_14
                = dword ptr 20h
arg_18
; FUNCTION CHUNK AT .text1:056C11AO SIZE 00000049 BYTES
                        ebp
                push
                mov
                        ebp, esp
                sub
                        esp, 7Ch
                        eax, [ebp+arg_14] ; [EBP+1Ch]=1
                mov
                        ecx, TlsIndex ; [69AEB08h]=0
                mov
                        edx, large fs:2Ch
                mov
                        edx, [edx+ecx*4]; [EDX+ECX*4]=0xc98c938
                mov
                                        ; EAX=1
                        eax, 2
                cmp
                mov
                        eax, [ebp+arg_8]; [EBP+10h]=0xcdfe554
                        loc_2CE1288
                jz
                mov
                        ecx, [eax]
                                        ; [EAX] = 0..5
                        [ebp+var_4], edi ; EDI=0xc98c938
                mov
loc_2CE10F6:
                                         ; CODE XREF: _kqvrow_+10A
                                         ; _kqvrow_+1A9
                        ecx, 5
                                         ; ECX=0..5
                cmp
                        loc_56C11C7
                ja
                        edi, [ebp+arg_18]; [EBP+20h]=0
                mov
                        [ebp+var_14], edx; EDX=0xc98c938
                mov
                        [ebp+var_8], ebx ; EBX=0
                mov
                mov
                        ebx, eax
                                        ; EAX=0xcdfe554
                        [ebp+var_C], esi ; ESI=0xcdfe248
                mov
loc_2CE110D:
                                         ; CODE XREF: _kqvrow_+29E00E6
                mov
                        edx, ds:off_628B09C[ecx*4]; [ECX*4+628B09Ch]=0x2ce1116, 0x2ce11ac, 0
   x2ce11db, 0x2ce11f6, 0x2ce1236, 0x2ce127a
```

<sup>20</sup>http://yurichev.com/oracle\_tables.html

```
; EDX=0x2ce1116, 0x2ce11ac, 0x2ce11db, 0x2ce11f6, 0
                jmp
   x2ce1236, 0x2ce127a
loc_2CE1116:
                                        ; DATA XREF: .rdata:off_628B09C
                        offset aXKqvvsnBuffer; "x$kqvvsn buffer"
                push
                mov
                        ecx, [ebp+arg_C]; [EBP+14h]=0x8a172b4
                xor
                        edx, edx
                        esi, [ebp+var_14]; [EBP-14h]=0xc98c938
                mov
                push
                        edx
                                        ; EDX=0
                                        ; EDX=0
                push
                        edx
                push
                        50h
                push
                        ecx
                                        ; ECX=0x8a172b4
                push
                        dword ptr [esi+10494h] ; [ESI+10494h]=0xc98cd58
                                        ; tracing nested maximum level (1) reached, skipping this
                call
                        _kghalf
    CALL
                        esi, ds:__imp__vsnnum ; [59771A8h]=0x61bc49e0
                mov
                mov
                        [ebp+Dest], eax ; EAX=0xce2ffb0
                        [ebx+8], eax
                                        ; EAX=0xce2ffb0
                mov
                        [ebx+4], eax
                                        ; EAX=0xce2ffb0
                mov
                        edi, [esi]
                mov
                                       ; [ESI]=0xb200100
                        esi, ds:__imp__vsnstr ; [597D6D4h]=0x65852148, "- Production"
                mov
                push
                        esi
                                       ; ESI=0x65852148, "- Production"
                        ebx, edi
                                       ; EDI=0xb200100
                mov
                shr
                        ebx, 18h
                                       ; EBX=0xb200100
                                        ; EDI=0xb200100
                        ecx, edi
                mov
                        ecx, 14h
                                        ; ECX=0xb200100
                shr
                                       ; ECX=0xb2
                and
                        ecx, OFh
                                       ; EDI=0xb200100
                mov
                        edx, edi
                                       ; EDX=0xb200100
                        edx, OCh
                shr
                        edx, dl
                                       ; DL=0
                movzx
                        eax, edi
                                       ; EDI=0xb200100
                mov
                shr
                        eax, 8
                                        ; EAX=0xb200100
                                        ; EAX=0xb2001
                and
                        eax, OFh
                        edi, OFFh
                                        ; EDI=0xb200100
                and
                        edi
                                        ; EDI=0
                push
                mov
                        edi, [ebp+arg_18]; [EBP+20h]=0
                                        ; EAX=1
                push
                mov
                        eax, ds:__imp__vsnban ; [597D6D8h]=0x65852100, "Oracle Database 11g
   Enterprise Edition Release %d.%d.%d.%d.%d %s"
                                        ; EDX=0
                        edx
                push
                                        ; ECX=2
                push
                        ecx
                                        ; EBX=0xb
                push
                        ebx
                mov
                        ebx, [ebp+arg_8]; [EBP+10h]=0xcdfe554
                push
                                       ; EAX=0x65852100, "Oracle Database 11g Enterprise Edition
                        eax
    Release %d.%d.%d.%d.%d %s"
                        eax, [ebp+Dest]; [EBP-10h]=0xce2ffb0
                mov
                push
                                        ; EAX=0xce2ffb0
                        ds:__imp__sprintf ; op1=MSVCR80.dll!sprintf tracing nested maximum level
                call
    (1) reached, skipping this CALL
                add
                        esp, 38h
                mov
                        dword ptr [ebx], 1
loc_2CE1192:
                                        ; CODE XREF: _kqvrow_+FB
                                        ; _kqvrow_+128 ...
                test
                        edi, edi
                                        ; EDI=0
                jnz
                        __VInfreq__kqvrow
                        esi, [ebp+var_C]; [EBP-0Ch]=0xcdfe248
                mov
                        edi, [ebp+var_4]; [EBP-4]=0xc98c938
                mov
                mov
                        eax, ebx
                                     ; EBX=0xcdfe554
                        ebx, [ebp+var_8]; [EBP-8]=0
                mov
```

```
eax, [eax+4]
                                     ; [EAX+4]=0xce2ffb0, "NLSRTL Version 11.2.0.1.0 -
   Production", "Oracle Database 11g Enterprise Edition Release 11.2.0.1.0 - Production", "PL/
   SQL Release 11.2.0.1.0 - Production", "TNS for 32-bit Windows: Version 11.2.0.1.0 -
   Production"
loc_2CE11A8:
                                        ; CODE XREF: _kqvrow_+29E00F6
                        esp, ebp
                mov
                pop
                        ebp
                                        ; EAX=0xcdfe558
                retn
                                        ; DATA XREF: .rdata:0628B0A0
loc_2CE11AC:
                        edx, [ebx+8]
                mov
                                        ; [EBX+8]=0xce2ffb0, "Oracle Database 11g Enterprise
   Edition Release 11.2.0.1.0 - Production"
                        dword ptr [ebx], 2
                mov
                        [ebx+4], edx ; EDX=0xce2ffb0, "Oracle Database 11g Enterprise Edition
                mov
   Release 11.2.0.1.0 - Production"
                        edx
                push
                                        ; EDX=0xce2ffb0, "Oracle Database 11g Enterprise Edition
   Release 11.2.0.1.0 - Production"
                call
                        _kkxvsn
                                        ; tracing nested maximum level (1) reached, skipping this
    CALL
                pop
                        ecx
                                     ; [EBX+4]=0xce2ffb0, "PL/SQL Release 11.2.0.1.0 -
                mov
                        edx, [ebx+4]
   Production"
                        ecx, byte ptr [edx]; [EDX]=0x50
                movzx
                        ecx, ecx
                                      ; ECX=0x50
                test
                        short loc_2CE1192
                jnz
                mov
                        edx, [ebp+var_14]
                mov
                        esi, [ebp+var_C]
                        eax, ebx
                mov
                        ebx, [ebp+var_8]
                mov
                        ecx, [eax]
                mov
                        loc_2CE10F6
                jmp
loc_2CE11DB:
                                        ; DATA XREF: .rdata:0628B0A4
                        0
                push
                        50h
                push
                mov
                        edx, [ebx+8] ; [EBX+8]=0xce2ffb0, "PL/SQL Release 11.2.0.1.0 -
    Production"
                                        ; EDX=0xce2ffb0, "PL/SQL Release 11.2.0.1.0 - Production"
                        [ebx+4], edx
                mov
                                        ; EDX=0xce2ffb0, "PL/SQL Release 11.2.0.1.0 - Production"
                        edx
                push
                call
                        _lmxver
                                        ; tracing nested maximum level (1) reached, skipping this
     CALL
                add
                        esp, OCh
                        dword ptr [ebx], 3
                mov
                        short loc_2CE1192
                jmp
loc_2CE11F6:
                                        ; DATA XREF: .rdata:0628B0A8
                mov
                        edx, [ebx+8]
                                        ; [EBX+8]=0xce2ffb0
                mov
                        [ebp+var_18], 50h
                        [ebx+4], edx; EDX=0xce2ffb0
                mov
                push
                call
                        _npinli
                                       ; tracing nested maximum level (1) reached, skipping this
     CALL
                        ecx
                pop
                test
                        eax, eax
                                        ; EAX=0
                        loc_56C11DA
                jnz
                mov
                        ecx, [ebp+var_14]; [EBP-14h]=0xc98c938
                        edx, [ebp+var_18]; [EBP-18h]=0x50
                lea
```

```
push
                                        ; EDX=0xd76c93c
                        dword ptr [ebx+8] ; [EBX+8]=0xce2ffb0
                push
                push
                       dword ptr [ecx+13278h] ; [ECX+13278h] = 0xacce190
                                        ; tracing nested maximum level (1) reached, skipping this
                call
                        _nrtnsvrs
     CALL
                add
                        esp, 0Ch
loc_2CE122B:
                                        ; CODE XREF: _kqvrow_+29E0118
                        dword ptr [ebx], 4
                mov
                        loc_2CE1192
                jmp
loc_2CE1236:
                                        ; DATA XREF: .rdata:0628B0AC
                        edx, [ebp+var_7C]; [EBP-7Ch]=1
                lea
               push
                        edx
                                       ; EDX=0xd76c8d8
                push
                       0
                mov
                        esi, [ebx+8] ; [EBX+8]=0xce2ffb0, "TNS for 32-bit Windows: Version
   11.2.0.1.0 - Production"
                        [ebx+4], esi ; ESI=0xce2ffb0, "TNS for 32-bit Windows: Version
                mov
   11.2.0.1.0 - Production"
                        ecx, 50h
                mov
                mov
                        [ebp+var_18], ecx; ECX=0x50
                push
                        ecx
                                       ; ECX=0x50
                push
                        esi
                                        ; ESI=0xce2ffb0, "TNS for 32-bit Windows: Version
    11.2.0.1.0 - Production"
                                       ; tracing nested maximum level (1) reached, skipping this
                call
                       _lxvers
    CALI.
                        esp, 10h
                add
                mov
                        edx, [ebp+var_18]; [EBP-18h]=0x50
                       dword ptr [ebx], 5
                mov
                       edx, edx
                                     ; EDX=0x50
                test
                       loc_2CE1192
                jnz
                mov
                        edx, [ebp+var_14]
                        esi, [ebp+var_C]
                mov
                        eax, ebx
                mov
                        ebx, [ebp+var_8]
                mov
                mov
                       ecx, 5
                       loc_2CE10F6
                jmp
                                       _____
loc_2CE127A:
                                        ; DATA XREF: .rdata:0628B0B0
                        edx, [ebp+var_14]; [EBP-14h]=0xc98c938
                mov
                        esi, [ebp+var_C]; [EBP-0Ch]=0xcdfe248
                mov
                        edi, [ebp+var_4]; [EBP-4]=0xc98c938
                mov
                        eax, ebx
                                    ; EBX=0xcdfe554
                mov
                        ebx, [ebp+var_8]; [EBP-8]=0
                mov
loc_2CE1288:
                                        ; CODE XREF: _kqvrow_+1F
                        eax, [eax+8]
                                        ; [EAX+8]=0xce2ffb0, "NLSRTL Version 11.2.0.1.0 -
                mov
   Production"
                                       ; EAX=0xce2ffb0, "NLSRTL Version 11.2.0.1.0 - Production"
                test
                        eax, eax
                jz
                        short loc_2CE12A7
                       offset aXKqvvsnBuffer ; "x$kqvvsn buffer"
                push
                                        ; EAX=0xce2ffb0, "NLSRTL Version 11.2.0.1.0 - Production"
                push
                mov
                        eax, [ebp+arg_C]; [EBP+14h]=0x8a172b4
                push
                                        ; EAX=0x8a172b4
                       dword ptr [edx+10494h] ; [EDX+10494h]=0xc98cd58
                push
                                        ; tracing nested maximum level (1) reached, skipping this
                call
                        _kghfrf
     CALL
                add
                       esp, 10h
```

Now it is easy to see that row number is passed from outside of function. The function returns the string constructing it as follows:

String 1	Using vsnstr, vsnnum, vsnban global variables. Calling sprintf().
String 2	Calling kkxvsn().
String 3	Calling lmxver().
String 4	Calling npinli(), nrtnsvrs().
String 5	Calling lxvers().

That's how corresponding functions are called for determining each module's version.

#### 7.4.2 X\$KSMLRU table in Oracle RDBMS

There is a mention of a special table in the *Diagnosing and Resolving Error ORA-04031 on the Shared Pool or Other Memory Pools [Video] [ID 146599.1]* note:

There is a fixed table called X\$KSMLRU that tracks allocations in the shared pool that cause other objects in the shared pool to be aged out. This fixed table can be used to identify what is causing the large allocation.

If many objects are being periodically flushed from the shared pool then this will cause response time problems and will likely cause library cache latch contention problems when the objects are reloaded into the shared pool.

One unusual thing about the X\$KSMLRU fixed table is that the contents of the fixed table are erased whenever someone selects from the fixed table. This is done since the fixed table stores only the largest allocations that have occurred. The values are reset after being selected so that subsequent large allocations can be noted even if they were not quite as large as others that occurred previously. Because of this resetting, the output of selecting from this table should be carefully kept since it cannot be retrieved back after the query is issued.

However, as it can be easily checked, this table's contents is cleared each time table querying. Are we able to find why? Let's back to tables we already know: kqftab and kqftap which were generated with oracle tables<sup>21</sup> help, containing all information about X\$-tables, now we can see here, the ksmlrs() function is called to prepare this table's elements:

Listing 7.10: Result of oracle tables

```
kqftab_element.name: [X$KSMLRU] ?: [ksmlr] 0x4 0x64 0x11 0xc 0xffffc0bb 0x5
kgftap_param.name=[ADDR] ?: 0x917 0x0 0x0 0x0 0x4 0x0 0x0
kqftap_param.name=[INDX] ?: 0xb02 0x0 0x0 0x0 0x4 0x0 0x0
kqftap_param.name=[INST_ID] ?: 0xb02 0x0 0x0 0x0 0x4 0x0 0x0
kqftap_param.name=[KSMLRIDX] ?: 0xb02 0x0 0x0 0x0 0x4 0x0 0x0
kqftap_param.name=[KSMLRDUR] ?: 0xb02 0x0 0x0 0x0 0x4 0x4 0x0
kqftap_param.name=[KSMLRSHRPOOL] ?: 0xb02 0x0 0x0 0x0 0x4 0x8 0x0
kqftap_param.name=[KSMLRCOM] ?: 0x501 0x0 0x0 0x0 0x14 0xc 0x0
kqftap_param.name=[KSMLRSIZ] ?: 0x2 0x0 0x0 0x0 0x4 0x20 0x0
kqftap_param.name=[KSMLRNUM] ?: 0x2 0x0 0x0 0x0 0x4 0x24 0x0
kqftap_param.name=[KSMLRHON] ?: 0x501 0x0 0x0 0x0 0x20 0x28 0x0
kqftap_param.name=[KSMLROHV] ?: 0xb02 0x0 0x0 0x0 0x4 0x48 0x0
kqftap_param.name=[KSMLRSES] ?: 0x17 0x0 0x0 0x0 0x4 0x4c 0x0
kqftap_param.name=[KSMLRADU] ?: 0x2 0x0 0x0 0x0 0x4 0x50 0x0
kqftap_param.name=[KSMLRNID] ?: 0x2 0x0 0x0 0x0 0x4 0x54 0x0
kqftap_param.name=[KSMLRNSD] ?: 0x2 0x0 0x0 0x0 0x4 0x58 0x0
kqftap_param.name=[KSMLRNCD] ?: 0x2 0x0 0x0 0x0 0x4 0x5c 0x0
kqftap_param.name=[KSMLRNED] ?: 0x2 0x0 0x0 0x0 0x4 0x60 0x0
```

<sup>21</sup>http://yurichev.com/oracle\_tables.html

```
kqftap_element.fn1=ksmlrs
kqftap_element.fn2=NULL
```

Indeed, with the *tracer* <sup>6.0.5</sup> help it is easy to see this function is called each time we query the X\$KSMLRU table. Here we see a references to the ksmsplu\_sp() and ksmsplu\_jp() functions, each of them call the ksmsplu() finally. At the end of the ksmsplu() function we see a call to the memset():

Listing 7.11: ksm.o

```
. . .
.text:00434C50 loc_434C50:
                                                           ; DATA XREF: .rdata:off_5E50EA8
                                         edx, [ebp-4]
.text:00434C50
                                 mov
.text:00434C53
                                          [eax], esi
                                 mov
                                         esi, [edi]
.text:00434C55
                                 mov
.text:00434C57
                                 mov
                                          [eax+4], esi
.text:00434C5A
                                          [edi], eax
                                 mov
.text:00434C5C
                                         edx, 1
                                 add
.text:00434C5F
                                          [ebp-4], edx
                                 mov
.text:00434C62
                                         loc_434B7D
                                 inz
.text:00434C68
                                         ecx, [ebp+14h]
                                 mov
.text:00434C6B
                                         ebx, [ebp-10h]
                                 mov
                                         esi, [ebp-0Ch]
.text:00434C6E
                                 mov
                                         edi, [ebp-8]
.text:00434C71
                                 mov
.text:00434C74
                                 lea
                                         eax, [ecx+8Ch]
.text:00434C7A
                                         370h
                                 push
                                                           ; Size
                                                           ; Val
.text:00434C7F
                                 push
                                         0
.text:00434C81
                                                           ; Dst
                                 push
                                          __intel_fast_memset
.text:00434C82
                                 call
.text:00434C87
                                         esp, OCh
                                 add
.text:00434C8A
                                 mov
                                         esp, ebp
.text:00434C8C
                                 pop
                                         ebp
.text:00434C8D
                                 retn
.text:00434C8D _ksmsplu
                                 endp
```

Constructions like memset (block, 0, size) are often used just to zero memory block. What if we would take a risk, block memset() call and see what will happen?

Let's run  $tracer^{6.0.5}$  with the following options: set breakpoint at 0x434C7A (the point where memset() arguments are to be passed), thus, that  $tracer^{6.0.5}$  set program counter EIP at this point to the point where passed to the memset() arguments are to be cleared (at 0x434C8A) It can be said, we just simulate an unconditional jump from the address 0x434C7A to 0x434C8A.

```
tracer -a:oracle.exe bpx=oracle.exe!0x00434C7A,set(eip,0x00434C8A)
```

(Important: all these addresses are valid only for win32-version of Oracle RDBMS 11.2)

Indeed, now we can query X\$KSMLRU table as many times as we want and it is not clearing anymore!

Do not try this at home ("MythBusters") Do not try this on your production servers.

It is probably not a very useful or desired system behaviour, but as an experiment of locating piece of code we need, that is perfectly suit our needs!

#### 7.4.3 V\$TIMER table in Oracle RDBMS

V\$TIMER is another *fixed view*, reflecting a rapidly changing value:

V\$TIMER displays the elapsed time in hundredths of a second. Time is measured since the beginning of the epoch, which is operating system specific, and wraps around to 0 again whenever the value overflows four bytes (roughly 497 days).

(From Oracle RDBMS documentation 22)

<sup>&</sup>lt;sup>22</sup>http://docs.oracle.com/cd/B28359\_01/server.111/b28320/dynviews\_3104.htm

It is interesting the periods are different for Oracle for win32 and for Linux. Will we able to find a function generating this value?

As we can see, this information is finally taken from X\$KSUTM table.

Now we stuck in a small problem, there are no references to value generating function(s) in the tables kqftab/kqftap:

#### Listing 7.12: Result of oracle tables

```
kqftab_element.name: [X$KSUTM] ?: [ksutm] 0x1 0x4 0x4 0x0 0xffffc09b 0x3
kqftap_param.name=[ADDR] ?: 0x10917 0x0 0x0 0x0 0x4 0x0 0x0
kqftap_param.name=[INDX] ?: 0x20b02 0x0 0x0 0x0 0x4 0x0 0x0
kqftap_param.name=[INST_ID] ?: 0xb02 0x0 0x0 0x0 0x4 0x0 0x0
kqftap_param.name=[KSUTMTIM] ?: 0x1302 0x0 0x0 0x0 0x4 0x0 0x1e
kqftap_element.fn1=NULL
kqftap_element.fn2=NULL
```

Let's try to find a string KSUTMTIM, and we find it in this function:

```
kqfd_DRN_ksutm_c proc near
                              ; DATA XREF: .rodata:0805B4E8
arg_0
               = dword ptr 8
arg_8
               = dword ptr 10h
               = dword ptr 14h
arg_C
               push
                       ebp
               mov
                       ebp, esp
                       [ebp+arg_C]
               push
               push
                       offset ksugtm
                       offset _2__STRING_1263_0; "KSUTMTIM"
               push
               push
                       [ebp+arg_8]
                       [ebp+arg_0]
               push
                       kqfd_cfui_drain
               call
                       esp, 14h
               add
                       esp, ebp
               mov
                       ebp
               pop
               retn
kqfd_DRN_ksutm_c endp
```

The function kqfd\_DRN\_ksutm\_c() is mentioned in kqfd\_tab\_registry\_0 table:

```
dd offset _2__STRING_62_0 ; "X$KSUTM"
dd offset kqfd_OPN_ksutm_c
dd offset kqfd_tabl_fetch
dd 0
```

```
dd 0 dd offset kqfd_DRN_ksutm_c
```

There are is a function ksugtm() referenced here. Let's see what's in it (Linux x86):

#### Listing 7.13: ksu.o

```
ksugtm
                 proc near
var_1C
                 = byte ptr -1Ch
arg_4
                 = dword ptr 0Ch
                          ebp
                 push
                 mov
                          ebp, esp
                          esp, 1Ch
                 sub
                          eax, [ebp+var_1C]
                 lea
                 push
                 call
                          slgcs
                          ecx
                 pop
                 mov
                          edx, [ebp+arg_4]
                          [edx], eax
                 mov
                          eax, 4
                 mov
                          esp, ebp
                 mov
                          ebp
                 pop
                 retn
{\tt ksugtm}
                 endp
```

Almost the same code in win32-version.

Is this the function we are looking for? Let's see:

```
tracer -a:oracle.exe bpf=oracle.exe!_ksugtm,args:2,dump_args:0x4
```

#### Let's try again:

```
SQL> select * from V$TIMER;

HSECS
-------
27294929

SQL> select * from V$TIMER;

HSECS
------
27295006

SQL> select * from V$TIMER;

HSECS
------
27295167
```

## Listing 7.14: tracer 6.0.5 output

```
TID=2428|(0) oracle.exe!_ksugtm (0x0, 0xd76c5f0) (called from oracle.exe!__VInfreq__qerfxFetch+0 xfad (0x56bb6d5))

Argument 2/2
0D76C5F0: 38 C9 "8. "

TID=2428|(0) oracle.exe!_ksugtm () -> 0x4 (0x4)

Argument 2/2 difference
00000000: D1 7C A0 01 ".|.. "

TID=2428|(0) oracle.exe!_ksugtm (0x0, 0xd76c5f0) (called from oracle.exe!__VInfreq__qerfxFetch+0 xfad (0x56bb6d5))

Argument 2/2
```

Indeed —the value is the same we see in SQL\*Plus and it is returning via second argument. Let's see what is in slgcs() (Linux x86):

```
slgcs
                proc near
var_4
                 = dword ptr -4
arg_0
                 = dword ptr 8
                 push
                         ebp
                 mov
                         ebp, esp
                 push
                         esi
                         [ebp+var_4], ebx
                 mov
                         eax, [ebp+arg_0]
                 mov
                         $+5
                 call
                 pop
                         ebx
                                          ; PIC mode
                 nop
                         ebx, offset _GLOBAL_OFFSET_TABLE_
                 mov
                 mov
                         dword ptr [eax], 0
                         sltrgatime64
                                        ; PIC mode
                 call
                 push
                         0
                         OAh
                 push
                 push
                         edx
                 push
                         eax
                                          ; PIC mode
                         __udivdi3
                 call
                 mov
                         ebx, [ebp+var_4]
                 add
                         esp, 10h
                 mov
                         esp, ebp
                         ebp
                 pop
                 retn
slgcs
                 endp
```

(it is just a call to sltrgatime64() and division of its result by 10 (1.12)) And win32-version:

```
; CODE XREF: _dbgefgHtElResetCount+15
_slgcs
                proc near
                                          ; _dbgerRunActions+1528
                db
                         66h
                nop
                push
                         ebp
                mov
                         ebp, esp
                         eax, [ebp+8]
                mov
                         dword ptr [eax], 0
                mov
                         ds:__imp__GetTickCount@0 ; GetTickCount()
                call
                mov
                         edx, eax
                         eax, OCCCCCCDh
                mov
                         edx
                mul
                shr
                         edx, 3
                mov
                         eax, edx
                         esp, ebp
                mov
                pop
                         ebp
                retn
```

\_slgcs endp

It is just result of GetTickCount() <sup>23</sup> divided by 10 (1.12).

Voilà! That's why win32-version and Linux x86 version show different results, just because they are generated by different OS functions.

Drain apparently means connecting specific table column to specific function.

I added the table kqfd\_tab\_registry\_0 to oracle tables<sup>24</sup>, now we can see, how table column's variables are *connected* to specific functions:

[X\$KSUTM] [kqfd\_OPN\_ksutm\_c] [kqfd\_tabl\_fetch] [NULL] [NULL] [kqfd\_DRN\_ksutm\_c] [X\$KSUSGIF] [kqfd\_OPN\_ksusg\_c] [kqfd\_tabl\_fetch] [NULL] [NULL] [kqfd\_DRN\_ksusg\_c]

OPN, apparently, open, and DRN, apparently, meaning drain.

<sup>23</sup> http://msdn.microsoft.com/en-us/library/windows/desktop/ms724408(v=vs.85).aspx

<sup>24</sup>http://yurichev.com/oracle\_tables.html

## **Chapter 8**

# Other things

#### 8.1 Endianness

Endianness is a way of representing values in memory.

## 8.1.1 Big-endian

A 0x12345678 value will be represented in memory as:

address in memory	byte value
+0	0x12
+1	0x34
+2	0x56
+3	0x78

Big-endian CPUs are including Motorola 68k, IBM POWER.

#### 8.1.2 Little-endian

A 0x12345678 value will be represented in memory as:

address in memory	byte value
+0	0x78
+1	0x56
+2	0x34
+3	0x12

Little-endian CPUs are including Intel x86.

#### 8.1.3 Bi-endian

CPUs which may switch between endianness are ARM, PowerPC, SPARC, MIPS, IA64, etc.

## 8.1.4 Converting data

TCP/IP network data packets are used big-endian conventions, so that is why a program working on little-endian architecture should convert values using hton1() and htons() functions.

Big-endian convention in the TCP/IP environment is also called "network byte order", while little-endian—"host byte order".

BSWAP instruction is also can be used for the conversion.

## 8.2 Compiler intrinsic

A function specific to a compiler which is not usual library function. Compiler generate a specific machine code instead of call to it. It is often a pseudofunction for specific CPU instruction.

8.3. COMPILER'S ANOMALIES CHAPTER 8. OTHER THINGS

For example, there are no cyclic shift operations in C/C++ languages, but present in most CPUs. For programmer's convenience, at least MSVC has pseudofunctions  $\_rotl()$  and  $\_rotr()^1$  which are translated by compiler directly to the ROL/ROR x86 instructions.

Another example are functions enabling to generate SSE-instructions right in the code.

Full list of MSVC intrinsics: http://msdn.microsoft.com/en-us/library/26td21ds.aspx.

## 8.3 Compiler's anomalies

Intel C++ 10.1, which was used for Oracle RDBMS 11.2 Linux86 compilation, may emit two JZ in row, and there are no references to the second JZ. Second JZ is thus senseless.

Listing 8.1: kdli.o from libserver11.a

```
.text:08114CF1
                                  loc_8114CF1:
                                                                            ; CODE XREF:
   __PGOSF539_kdlimemSer+89A
.text:08114CF1
                                                                            ; __PGOSF539_kdlimemSer
   +3994
.text:08114CF1 8B 45 08
                                                           eax, [ebp+arg_0]
                                                   mov
.text:08114CF4 OF B6 50 14
                                                           edx, byte ptr [eax+14h]
                                                   movzx
.text:08114CF8 F6 C2 01
                                                           dl, 1
                                                   test
.text:08114CFB 0F 85 17 08 00 00
                                                           loc_8115518
                                                   jnz
.text:08114D01 85 C9
                                                   test
                                                           ecx, ecx
.text:08114D03 OF 84 8A 00 00 00
                                                           loc_8114D93
                                                   jz
.text:08114D09 OF 84 09 08 00 00
                                                   jz
                                                           loc_8115518
.text:08114D0F 8B 53 08
                                                           edx, [ebx+8]
                                                   mov
.text:08114D12 89 55 FC
                                                   mov
                                                           [ebp+var_4], edx
.text:08114D15 31 C0
                                                   xor
                                                           eax, eax
.text:08114D17 89 45 F4
                                                           [ebp+var_C], eax
                                                   mov
.text:08114D1A 50
                                                   push
                                                           eax
.text:08114D1B 52
                                                   push
.text:08114D1C E8 03 54 00 00
                                                           len2nbytes
                                                   call
.text:08114D21 83 C4 08
                                                   add
                                                           esp, 8
```

Listing 8.2: from the same code

```
.text:0811A2A5
                                  loc_811A2A5:
                                                                            ; CODE XREF:
   kdliSerLengths+11C
.text:0811A2A5
                                                                             ; kdliSerLengths+1C1
.text:0811A2A5 8B 7D 08
                                                            edi, [ebp+arg_0]
                                                   mov
.text:0811A2A8 8B 7F 10
                                                   mov
                                                           edi, [edi+10h]
.text:0811A2AB OF B6 57 14
                                                           edx, byte ptr [edi+14h]
                                                   movzx
.text:0811A2AF F6 C2 01
                                                   test
                                                           dl, 1
.text:0811A2B2 75 3E
                                                           short loc_811A2F2
                                                   jnz
.text:0811A2B4 83 E0 01
                                                           eax, 1
                                                   and
.text:0811A2B7 74 1F
                                                            short loc_811A2D8
                                                   jz
.text:0811A2B9 74 37
                                                           short loc_811A2F2
                                                   jz
.text:0811A2BB 6A 00
                                                   push
.text:0811A2BD FF 71 08
                                                   push
                                                           dword ptr [ecx+8]
.text:0811A2C0 E8 5F FE FF FF
                                                   call
                                                           len2nbytes
```

It is probably code generator bug was not found by tests, because, resulting code is working correctly anyway. Another compiler anomaly I described here (1.15.2).

I demonstrate such cases here, so to understand that such compilers errors are possible and sometimes one should not to rack one's brain and think why compiler generated such strange code.

## 8.4 OpenMP

OpenMP is one of the simplest ways to parallelize simple algorithm.

http://msdn.microsoft.com/en-us/library/5cc576c4.aspx

As an example, let's try to build a program to compute cryptographic *nonce*. In my simplistic example, *nonce* is a number added to the plain unencrypted text in order to produce hash with some specific feature. For example, at some step, Bitcoin protocol require to find a such *nonce* so resulting hash will contain specific number of running zeroes. This is also called "proof of work" <sup>2</sup> (i.e., system prove it did some intensive calculations and spent some time for it).

My example is not related to Bitcoin, it will try to add a numbers to the "hello, world!\_" string in order to find such number when "hello, world!\_<number>" will contain at least 3 zero bytes after hashing this string by SHA512 algorithm.

Let's limit our brute-force to the interval in 0..INT32\_MAX-1 (i.e., 0x7ffffffe or 2147483646).

The algorithm is pretty straightforward:

```
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <time.h>
#include "sha512.h"
int found=0;
int32_t checked=0;
int32_t* __min;
int32_t* __max;
time_t start;
#ifdef __GNUC__
#define min(X,Y) ((X) < (Y) ? (X) : (Y))
#define max(X,Y) ((X) > (Y) ? (X) : (Y))
#endif
void check_nonce (int32_t nonce)
        uint8_t buf[32];
        struct sha512_ctx ctx;
        uint8_t res[64];
        // update statistics
        int t=omp_get_thread_num();
        if (__min[t]==-1)
                __min[t]=nonce;
        if (_{max}[t] == -1)
                __max[t]=nonce;
        __min[t]=min(__min[t], nonce);
        __max[t]=max(__max[t], nonce);
        // idle if valid nonce found
        if (found)
                return;
        memset (buf, 0, sizeof(buf));
        sprintf (buf, "hello, world!_%d", nonce);
        sha512_init_ctx (&ctx);
        sha512_process_bytes (buf, strlen(buf), &ctx);
        sha512_finish_ctx (&ctx, &res);
        if (res[0]==0 && res[1]==0 && res[2]==0)
                printf ("found (thread %d): [%s]. seconds spent=%d\n", t, buf, time(NULL)-start);
                found=1;
        };
```

<sup>2</sup>https://en.wikipedia.org/wiki/Proof-of-work\_system

```
#pragma omp atomic
        checked++;
        #pragma omp critical
        if ((checked % 100000) == 0)
                 printf ("checked=%d\n", checked);
};
int main()
{
        int32_t i;
        int threads=omp_get_max_threads();
        printf ("threads=%d\n", threads);
        __min=(int32_t*)malloc(threads*sizeof(int32_t));
        __max=(int32_t*)malloc(threads*sizeof(int32_t));
        for (i=0; i<threads; i++)</pre>
                 __min[i]=__max[i]=-1;
        start=time(NULL);
        #pragma omp parallel for
        for (i=0; i<INT32_MAX; i++)</pre>
                 check_nonce (i);
        for (i=0; i<threads; i++)</pre>
                 printf ("__min[%d]=0x%08x __max[%d]=0x%08x\n", i, __min[i], i, __max[i]);
        free(__min); free(__max);
};
```

check\_nonce() function is just add a number to the string, hashes it by SHA512 and checks for 3 zero bytes in the result. Very important part of the code is:

Yes, that simple, without #pragma we just call check\_nonce() for each number from 0 to INT32\_MAX (0x7ffffffff or 2147483647). With #pragma, a compiler adds a special code which will slice the loop interval to smaller intervals, to run them by all CPU cores available <sup>3</sup>.

The example may be compiled <sup>4</sup> in MSVC 2012:

```
cl openmp_example.c sha512.obj /openmp /01 /Zi /Faopenmp_example.asm
```

Or in GCC:

```
gcc -fopenmp 2.c sha512.c -S -masm=intel
```

#### 8.4.1 MSVC

Now that's how MSVC 2012 generates main loop:

Listing 8.3: MSVC 2012

```
        push
        OFFSET _main$omp$1

        push
        0

        push
        1

        call __vcomp_fork
        ; 00000010H
```

<sup>&</sup>lt;sup>3</sup>N.B.: I intentionally demonstrate here simplest possible example, but in practice, usage of OpenMP may be harder and more complex

<sup>&</sup>lt;sup>4</sup>sha512.(c|h) and u64.h files can be taken from the OpenSSL library: http://www.openssl.org/source/

All functions prefixed by vcomp are OpenMP-related and stored in the vcomp\*.dll file. So here is a group of threads are started

Let's take a look on \_main\$omp\$1:

Listing 8.4: MSVC 2012

```
$T1 = -8
                                                            ; size = 4
T2 = -4
                                                            ; size = 4
_main$omp$1 PROC
                                                            ; COMDAT
                 ebp
        push
        mov
                 ebp, esp
        push
                 ecx
        push
                 ecx
        push
                 esi
                 eax, DWORD PTR $T2[ebp]
        lea
        push
                 eax, DWORD PTR $T1[ebp]
        lea
        push
                 eax
                 1
        push
        push
                 1
                 2147483646
                                                            ; 7ffffffeH
        push
        push
        call
                 __vcomp_for_static_simple_init
                 esi, DWORD PTR $T1[ebp]
        mov
                                                            ; 0000018H
        add
                 esp, 24
                 SHORT $LN6@main$omp$1
        jmp
$LL2@main$omp$1:
        push
                 esi
        call
                 _check_nonce
        pop
                 ecx
        inc
                 esi
$LN6@main$omp$1:
                 esi, DWORD PTR $T2[ebp]
        cmp
                 SHORT $LL2@main$omp$1
        jle
        call
                 __vcomp_for_static_end
        pop
                 esi
        leave
                 0
        ret.
_main$omp$1 ENDP
```

This function will be started n times in parallel, where n is number of CPU cores. vcomp\_for\_static\_simple\_init() is calculating interval for the for() construct for the current thread, depending on the current thread number. Loop begin and end values are stored in \$T1 and \$T2 local variables. You may also notice 7ffffffeh (or 2147483646) as an argument to the vcomp\_for\_static\_simple\_init() function—this is a number of iterations of the whole loop to by divided evenly.

Then we see a new loop with a call to check\_nonce() function which do all work.

I also added some code in the beginning of check\_nonce() function to gather statistics, with which arguments the function was called.

This is what we see while run it:

```
threads=4
...
checked=2800000
checked=3000000
checked=3200000
checked=3300000
found (thread 3): [hello, world!_1611446522]. seconds spent=3
__min[0]=0x00000000 __max[0]=0x1fffffff
__min[1]=0x20000000 __max[1]=0x3fffffff
__min[2]=0x40000000 __max[2]=0x5ffffffff
__min[3]=0x60000000 __max[3]=0x7ffffffe
```

Yes, result is correct, first 3 bytes are zeroes:

```
C:\...\sha512sum test
000000
    f4a8fac5a4ed38794da4c1e39f54279ad5d9bb3c5465cdf57adaf60403df6e3fe6019f5764fc9975e505a7395fed78
0fee50eb38dd4c0279cb114672e2 *test
```

Running time is  $\approx 2..3$  seconds on my 4-core Intel Xeon E3-1220 3.10 GHz. In the task manager I see 5 threads: 1 main thread + 4 more started. I did not any further optimizations to keep my example as small and clear as possible. But probably it can be done much faster. My CPU has 4 cores, that is why OpenMP started exactly 4 threads.

By looking at the statistics table we can clearly see how loop was finely sliced by 4 even parts. Oh well, almost even, if not to consider the last bit.

There are also pragmas for atomic operations.

Let's see how this code is compiled:

Listing 8.5: MSVC 2012

```
push
                 edi
                 OFFSET _checked
        push
        call
                 __vcomp_atomic_add_i4
; Line 55
        push
                 OFFSET _$vcomp$critsect$
                 __vcomp_enter_critsect
        call
                                                            ; 000000cH
        add
                 esp, 12
; Line 56
        mov
                 ecx, DWORD PTR _checked
        mov
                 eax, ecx
        cdq
                 esi, 100000
                                                            ; 000186a0H
        mov
        idiv
                 esi
        test
                 edx, edx
        jne
                 SHORT $LN1@check_nonc
; Line 57
        push
                 ecx
                 OFFSET ??_C@_OM@NPNHLIOO@checked?$DN?$CFd?6?$AA@
        push
                 _printf
        call
        pop
                 ecx
                 ecx
        pop
$LN1@check_nonc:
                 DWORD PTR _$vcomp$critsect$
        push
                 __vcomp_leave_critsect
        call
                 ecx
        pop
```

As it turns out, vcomp\_atomic\_add\_i4() function in the vcomp\*.dll is just a a tiny function having LOCK XADD instruction<sup>5</sup>.

vcomp\_enter\_critsect() eventually calling win32 API function EnterCriticalSection() 6.

#### 8.4.2 GCC

GCC 4.8.1 produces the program which shows exactly the same statistics table, so, GCC implementation divides the loop by parts in the same fashion.

Listing 8.6: GCC 4.8.1

```
mov edi, OFFSET FLAT:main._omp_fn.0
```

<sup>&</sup>lt;sup>5</sup>Read more about LOCK prefix: 11.5.6

<sup>&</sup>lt;sup>6</sup>Read more about critical sections here: 5.4

```
call GOMP_parallel_start
mov edi, 0
call main._omp_fn.0
call GOMP_parallel_end
```

Unlike MSVC implementation, what GCC code is doing is starting 3 threads, but also runs fourth in the current thread. So there will be 4 threads instead of 5 as in MSVC.

Here is a main.\_omp\_fn.0 function:

Listing 8.7: GCC 4.8.1

```
main._omp_fn.0:
        push
                 rbp
        mov
                 rbp, rsp
        push
                 rbx
        sub
                 rsp, 40
        mov
                 QWORD PTR [rbp-40], rdi
                 omp_get_num_threads
        call
        mov
                 ebx, eax
                 omp_get_thread_num
        call
        mov
                 esi, eax
                 eax, 2147483647; 0x7FFFFFF
        mov
        cdq
        idiv
                 ebx
        mov
                 ecx, eax
                 eax, 2147483647; 0x7FFFFFF
        mov
        cdq
        idiv
                 ebx
                 eax, edx
        mov
                 esi, eax
        cmp
        jl
                 .L15
.L18:
                 esi, ecx
        imul
                 edx, esi
        mov
        add
                 eax, edx
        lea
                 ebx, [rax+rcx]
                 eax, ebx
        cmp
                 .L14
        jge
                 DWORD PTR [rbp-20], eax
        mov
.L17:
                 eax, DWORD PTR [rbp-20]
        mov
                 edi, eax
        mov
        call
                 check_nonce
                 DWORD PTR [rbp-20], 1
        add
                 DWORD PTR [rbp-20], ebx
        cmp
                 .L17
        jl
                 .L14
        jmp
.L15:
                 eax, 0
        mov
        add
                 ecx, 1
                 .L18
        jmp
.L14:
                 rsp, 40
        add
        pop
                 rbx
        pop
                 rbp
        ret
```

Here we see that division clearly: by calling to omp\_get\_num\_threads() and omp\_get\_thread\_num() we got number of threads running, and also current thread number, and then determine loop interval. Then run check\_nonce().

GCC also inserted LOCK ADD instruction right in the code, where MSVC generated call to separate DLL function:

Listing 8.8: GCC 4.8.1

```
DWORD PTR checked[rip], 1
        call
                GOMP_critical_start
                ecx, DWORD PTR checked[rip]
        mov
                edx, 351843721
        {\tt mov}
        mov
                eax, ecx
                edx
        imul
                edx, 13
        sar
                eax, ecx
        mov
                eax, 31
        sar
                edx, eax
        sub
                eax, edx
        mov
        imul
                eax, eax, 100000
        sub
                ecx, eax
        mov
                eax, ecx
                eax, eax
        test
                .L7
        jne
                eax, DWORD PTR checked[rip]
        mov
                esi, eax
        mov
                edi, OFFSET FLAT:.LC2 ; "checked=%d\n"
        mov
                eax, 0
        mov
        call
                printf
.L7:
        call
                {\tt GOMP\_critical\_end}
```

Functions prefixed with GOMP are from GNU OpenMP library. Unlike vcomp\*.dll, its sources are freely available: https://github.com/mirrors/gcc/tree/master/libgomp.

# **Chapter 9**

# **Books/blogs worth reading**

## 9.1 Books

9.1.1 Windows

[25].

9.1.2 C/C++

[14].

9.1.3 x86 / x86-64

[12], [1]

#### 9.1.4 ARM

ARM manuals: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.subset.architecture.reference/index.html

## 9.2 Blogs

#### 9.2.1 Windows

- Microsoft: Raymond Chen
- http://www.nynaeve.net/

# **Chapter 10**

## **Exercises**

There are two questions almost for every exercise, if otherwise is not specified:

- 1) What this function does? Answer in one-sentence form.
- 2) Rewrite this function into C/C++.

Hints and solutions are in the appendix of this book.

## 10.1 Easy level

#### 10.1.1 Exercise 1.1

. This is standard C library function. Source code taken from OpenWatcom.

#### **MSVC 2010**

```
_TEXT
        SEGMENT
_{input} = 8
                                   ; size = 1
_f PROC
   push
           ebp
   mov
           ebp, esp
   movsx eax, BYTE PTR _input$[ebp]
           eax, 97
                            ; 00000061H
   cmp
           SHORT $LN1@f
   jl
   movsx ecx, BYTE PTR _input$[ebp]
           ecx, 122
   cmp
                            ; 0000007aH
           SHORT $LN1@f
   jg
   movsx edx, BYTE PTR _input$[ebp]
   sub
           edx, 32
                           ; 00000020H
          BYTE PTR _input$[ebp], dl
   mov
$LN1@f:
           al, BYTE PTR _input$[ebp]
   mov
   pop
           ebp
   ret
           0
_f ENDP
_TEXT
        ENDS
```

#### GCC 4.4.1 + -03

```
_f proc near

input = dword ptr 8

push ebp
mov ebp, esp
movzx eax, byte ptr [ebp+input]
lea edx, [eax-61h]
```

```
cmp dl, 19h
    ja short loc_80483F2
    sub eax, 20h

loc_80483F2:
    pop ebp
    retn
_f endp
```

#### Keil (ARM) + -03

```
SUB r1,r0,#0x61

CMP r1,#0x19

SUBLS r0,r0,#0x20

ANDLS r0,r0,#0xff

BX lr
```

#### Keil (thumb) + -03

```
MOVS
                 r1,r0
        SUBS
                 r1,r1,#0x61
        CMP
                 r1,#0x19
        BHI
                 |L0.14|
                 r0,r0,#0x20
        SUBS
        LSLS
                 r0,r0,#24
        LSRS
                 r0,r0,#24
|L0.14|
        BX
                 lr
```

#### 10.1.2 Exercise 1.2

. This is also standard C library function. Source code is taken from OpenWatcom and modified slightly. This function also use these standard C functions: isspace() and isdigit().

#### MSVC 2010 + /0x

```
EXTRN
         _isdigit:PROC
EXTRN
         _isspace:PROC
         ___ptr_check:PROC
EXTRN
; Function compile flags: /Ogtpy
_TEXT
         SEGMENT
_p$ = 8
                                    ; size = 4
     PROC
_f
    push
           ebx
    push
           esi
           esi, DWORD PTR _p$[esp+4]
    mov
           edi
    push
           0
    push
    push
           ___ptr_check
    call
    mov
           eax, DWORD PTR [esi]
    push
           eax
    call
           _isspace
    add
           esp, 12
                                       ; 000000cH
           eax, eax
    test
           SHORT $LN6@f
    jе
    npad
```

```
$LL7@f:
           ecx, DWORD PTR [esi+4]
    mov
    add
           esi, 4
    push
           ecx
           _isspace
    call
    add
           esp, 4
    test
           eax, eax
           SHORT $LL7@f
    jne
$LN6@f:
           bl, BYTE PTR [esi]
    mov
           bl, 43
                                      ; 0000002bH
    cmp
           SHORT $LN4@f
    jе
           bl, 45
    cmp
                                      ; 0000002dH
    jne
           SHORT $LN5@f
$LN4@f:
    add
           esi, 4
$LN5@f:
           edx, DWORD PTR [esi]
    mov
    push
           edx
           edi, edi
    xor
           _isdigit
    call
    add
           esp, 4
    test
           eax, eax
    jе
           SHORT $LN2@f
$LL3@f:
           ecx, DWORD PTR [esi]
    mov
           edx, DWORD PTR [esi+4]
    mov
           esi, 4
    add
    lea
           eax, DWORD PTR [edi+edi*4]
    push
           edi, DWORD PTR [ecx+eax*2-48]
    lea
    call
           _isdigit
    add
           esp, 4
           eax, eax
    test
           SHORT $LL3@f
    jne
$LN2@f:
           bl, 45
                                      ; 0000002dH
    cmp
           SHORT $LN14@f
    jne
    neg
           edi
$LN14@f:
           eax, edi
    mov
           edi
    pop
    pop
           esi
           ebx
    pop
           0
    ret
_f
     ENDP
         ENDS
_TEXT
```

#### GCC 4.4.1

This exercise is slightly harder since GCC compiled isspace() and isdigit() functions as inline-functions and inserted their bodies right into the code.

```
_f proc near

var_10 = dword ptr -10h

var_9 = byte ptr -9

input = dword ptr 8

push ebp

mov ebp, esp
```

```
sub
                         esp, 18h
                         short loc_8048410
                 jmp
loc_804840C:
                         [ebp+input], 4
                 add
loc_8048410:
                 call
                         ___ctype_b_loc
                         edx, [eax]
                 mov
                 mov
                         eax, [ebp+input]
                         eax, [eax]
                 mov
                         eax, eax
                 add
                         eax, [edx+eax]
                 lea
                 movzx
                         eax, word ptr [eax]
                 movzx
                         eax, ax
                 and
                         eax, 2000h
                 test
                         eax, eax
                 jnz
                         short loc_804840C
                         eax, [ebp+input]
                 mov
                         eax, [eax]
                 mov
                         [ebp+var_9], al
                 mov
                         [ebp+var_9], '+'
                 cmp
                 jz
                         short loc_8048444
                         [ebp+var_9], '-'
                 cmp
                 jnz
                         short loc_8048448
loc_8048444:
                 add
                         [ebp+input], 4
loc_8048448:
                         [ebp+var_10], 0
                 mov
                         short loc_8048471
                 jmp
loc_8048451:
                         edx, [ebp+var_10]
                 mov
                         eax, edx
                 mov
                 shl
                         eax, 2
                 add
                         eax, edx
                 add
                         eax, eax
                 mov
                         edx, eax
                         eax, [ebp+input]
                 mov
                         eax, [eax]
                 mov
                         eax, [edx+eax]
                lea
                         eax, 30h
                 sub
                         [ebp+var_10], eax
                 mov
                 add
                         [ebp+input], 4
loc_8048471:
                         ___ctype_b_loc
                 call
                 mov
                         edx, [eax]
                 mov
                         eax, [ebp+input]
                         eax, [eax]
                 mov
                 add
                         eax, eax
                 lea
                         eax, [edx+eax]
                 movzx
                         eax, word ptr [eax]
                 movzx
                         eax, ax
                 and
                         eax, 800h
                 test
                         eax, eax
                         short loc_8048451
                 jnz
                 cmp
                         [ebp+var_9], 2Dh
                 jnz
                         short loc_804849A
                         [ebp+var_10]
                 neg
```

```
loc_804849A:

mov eax, [ebp+var_10]

leave
retn
_f endp
```

#### **Keil (ARM) +** -03

```
PUSH
                  {r4,lr}
        MOV
                  r4,r0
        BL
                  __rt_ctype_table
        LDR
                  r2,[r0,#0]
|L0.16|
        LDR
                  r0,[r4,#0]
        LDRB
                  r0,[r2,r0]
        TST
                  r0,#1
                  r4,r4,#4
        ADDNE
        BNE
                  |L0.16|
        LDRB
                  r1,[r4,#0]
        MOV
                  r0,#0
        \mathtt{CMP}
                  r1,#0x2b
                  r1,#0x2d
        CMPNE
                  r4,r4,#4
        ADDEQ
                  |L0.76|
|L0.60|
        ADD
                  r0,r0,r0,LSL #2
        ADD
                  r0,r3,r0,LSL #1
        SUB
                  r0,r0,#0x30
        ADD
                  r4,r4,#4
|L0.76|
                  r3,[r4,#0]
        LDR
        LDRB
                  r12,[r2,r3]
        CMP
                  r12,#0x20
        BEQ
                  |L0.60|
        CMP
                  r1,#0x2d
        RSBEQ
                  r0,r0,#0
        POP
                  {r4,pc}
```

#### **Keil (thumb) +** -03

```
PUSH
                   {r4-r6,lr}
        MOVS
                   r4,r0
                   __rt_ctype_table
        BL
         LDR
                   r2,[r0,#0]
                   |L0.14|
         В
|L0.12|
         ADDS
                   r4,r4,#4
|L0.14|
        LDR
                   r0,[r4,#0]
         LDRB
                   r0, [r2,r0]
         LSLS
                   r0,r0,#31
         BNE
                   |L0.12|
                   r1,[r4,#0]
         LDRB
         CMP
                   r1,#0x2b
                   |L0.32|
         BEQ
         {\tt CMP}
                   r1,#0x2d
         {\tt BNE}
                   |L0.34|
|L0.32|
```

```
ADDS
                  r4,r4,#4
|L0.34|
        MOVS
                  r0,#0
                  |L0.48|
|L0.38|
        MOVS
                  r5,#0xa
        MULS
                  r0,r5,r0
        ADDS
                  r4,r4,#4
        SUBS
                  r0,r0,#0x30
        ADDS
                 r0,r3,r0
|L0.48|
        LDR
                  r3,[r4,#0]
        LDRB
                  r5,[r2,r3]
        CMP
                  r5,#0x20
                  |L0.38|
        BEQ
                  r1,#0x2d
        CMP
        BNE
                  |L0.62|
        RSBS
                  r0,r0,#0
|L0.62|
        POP
                  {r4-r6,pc}
```

#### 10.1.3 Exercise 1.3

This is standard C function too, actually, two functions working in pair. Source code taken from MSVC 2010 and modified slightly.

The matter of modification is that this function can work properly in multi-threaded environment, and I removed its support for simplification (or for confusion).

#### MSVC 2010 + /0x

```
_BSS
        SEGMENT
      DD
            01H DUP (?)
_v
_BSS
        ENDS
_TEXT
         SEGMENT
                                    ; size = 4
_s = 8
f1
     PROC
    push
           ebp
    mov
           ebp, esp
           eax, DWORD PTR _s$[ebp]
    mov
    mov
           DWORD PTR _v, eax
    pop
           ebp
           0
    ret
      ENDP
f1
_TEXT
         ENDS
PUBLIC
          f2
_TEXT
         SEGMENT
     PROC
    push
           ebp
           ebp, esp
    mov
           eax, DWORD PTR _v
    mov
                          ; 000343fdH
    imul
           eax, 214013
    add
           eax, 2531011
                             ; 00269ec3H
    mov
           DWORD PTR _v, eax
           eax, DWORD PTR _v
    mov
                             ; 0000010H
           eax, 16
    shr
           eax, 32767
                             ; 00007fffH
    and
           ebp
    pop
    ret
           0
```

```
f2 ENDP
_TEXT ENDS
END
```

#### GCC 4.4.1

```
public f1
f1
                 proc near
arg_0
                 = dword ptr 8
                 push
                         ebp
                 mov
                         ebp, esp
                         eax, [ebp+arg_0]
                 mov
                         ds:v, eax
                 mov
                         ebp
                 pop
                 retn
f1
                 \verb"endp"
                 public f2
f2
                 proc near
                 push
                         ebp
                         ebp, esp
                 mov
                         eax, ds:v
                 mov
                         eax, 343FDh
                 imul
                 add
                         eax, 269EC3h
                         ds:v, eax
                 mov
                         eax, ds:v
                 mov
                 shr
                         eax, 10h
                         eax, 7FFFh
                 and
                         ebp
                 pop
                 retn
f2
                 endp
                segment dword public 'BSS' use32
bss
                assume cs:_bss
                dd?
                ends
bss
```

#### **Keil (ARM) +** -03

```
f1 PROC
        LDR
                  r1, |L0.52|
                  r0,[r1,#0]
        STR
                              ; v
        ВХ
        ENDP
f2 PROC
        LDR
                  r0,|L0.52|
        LDR
                  r2,|L0.56|
        LDR
                  r1,[r0,#0]
        MUL
                  r1,r2,r1
        LDR
                  r2,|L0.60|
        ADD
                  r1,r1,r2
                  r1,[r0,#0]
        STR
        MVN
                  r0,#0x8000
        AND
                  r0,r0,r1,LSR #16
        ВХ
                  lr
        ENDP
```

#### **Keil (thumb) +** -03

```
f1 PROC
        LDR
                 r1, |L0.28|
                 r0,[r1,#0]; v
        STR
        BX
                 lr
        ENDP
f2 PROC
        LDR
                 r0,|L0.28|
        LDR
                r2,|L0.32|
        LDR
               r1,[r0,#0]
        MULS
               r1,r2,r1
        LDR
                r2,|L0.36|
                 r1,r1,r2
        ADDS
                 r1,[r0,#0]
        STR
        LSLS
                 r0,r1,#1
        LSRS
                 r0,r0,#17
        BX
                 lr
        ENDP
|L0.28|
        DCD
                 ||.data||
|L0.32|
        DCD
                 0x000343fd
|L0.36|
        DCD
                 0x00269ec3
```

#### 10.1.4 Exercise 1.4

This is standard C library function. Source code taken from MSVC 2010.

#### MSVC 2010 + /0x

```
PUBLIC
         _f
_TEXT
         SEGMENT
_{arg1} = 8
                      ; size = 4
                      ; size = 4
_{arg2} = 12
     PROC
_f
    push
           esi
           esi, DWORD PTR _arg1$[esp]
    mov
           edi
    push
           edi, DWORD PTR _arg2$[esp+4]
    mov
           BYTE PTR [edi], 0
    cmp
           eax, esi
    mov
           SHORT $LN7@f
    jе
    mov
           dl, BYTE PTR [esi]
    push
           ebx
    test
           dl, dl
           SHORT $LN4@f
    jе
    sub
           esi, edi
```

```
npad
$LL5@f:
   mov
           ecx, edi
           dl, dl
    test
           SHORT $LN2@f
    jе
$LL3@f:
   mov
           dl, BYTE PTR [ecx]
    test
           dl, dl
           SHORT $LN14@f
    jе
   movsx ebx, BYTE PTR [esi+ecx]
   movsx edx, dl
           ebx, edx
    sub
           SHORT $LN2@f
    jne
    inc
           ecx
           BYTE PTR [esi+ecx], bl
    cmp
           SHORT $LL3@f
    jne
$LN2@f:
           BYTE PTR [ecx], 0
    cmp
           SHORT $LN14@f
    jе
           dl, BYTE PTR [eax+1]
    mov
    inc
    inc
           esi
           dl, dl
    test
    jne
           SHORT $LL5@f
           eax, eax
   xor
           ebx
    pop
           edi
   pop
   pop
           esi
   ret
_f
    ENDP
        ENDS
_TEXT
END
```

#### GCC 4.4.1

```
public f
f
                proc near
var_C
                = dword ptr -OCh
var_8
                = dword ptr -8
var_4
                = dword ptr -4
arg_0
                = dword ptr 8
                = dword ptr 0Ch
arg_4
                push
                         ebp
                mov
                         ebp, esp
                         esp, 10h
                sub
                         eax, [ebp+arg_0]
                mov
                         [ebp+var_4], eax
                {\tt mov}
                         eax, [ebp+arg_4]
                movzx
                         eax, byte ptr [eax]
                        al, al
                test
                         short loc_8048443
                jnz
                mov
                         eax, [ebp+arg_0]
                         short locret_8048453
                jmp
loc_80483F4:
                         eax, [ebp+var_4]
                mov
                         [ebp+var_8], eax
                mov
                         eax, [ebp+arg_4]
                mov
```

```
mov
                         [ebp+var_C], eax
                         short loc_804840A
                jmp
loc_8048402:
                         [ebp+var_8], 1
                add
                add
                         [ebp+var_C], 1
loc_804840A:
                         eax, [ebp+var_8]
                mov
                         eax, byte ptr [eax]
                movzx
                         al, al
                test
                         short loc_804842E
                jz
                mov
                         eax, [ebp+var_C]
                movzx
                        eax, byte ptr [eax]
                        al, al
                test
                         short loc_804842E
                jz
                mov
                         eax, [ebp+var_8]
                         edx, byte ptr [eax]
                movzx
                         eax, [ebp+var_C]
                mov
                         eax, byte ptr [eax]
                movzx
                         dl, al
                cmp
                         short loc_8048402
                jz
loc_804842E:
                         eax, [ebp+var_C]
                mov
                         eax, byte ptr [eax]
                movzx
                         al, al
                test
                         short loc_804843D
                jnz
                mov
                         eax, [ebp+var_4]
                         short locret_8048453
                jmp
loc_804843D:
                add
                         [ebp+var_4], 1
                         short loc_8048444
                jmp
loc_8048443:
                nop
loc_8048444:
                         eax, [ebp+var_4]
                mov
                movzx
                         eax, byte ptr [eax]
                         al, al
                test
                         short loc_80483F4
                jnz
                mov
                         eax, 0
locret_8048453:
                leave
                retn
f
                endp
```

## **Keil (ARM) +** -03

```
PUSH {r4,lr}
LDRB r2,[r1,#0]
CMP r2,#0
POPEQ {r4,pc}
B |L0.80|
|L0.20|
LDRB r12,[r3,#0]
```

```
{\tt CMP}
                  r12,#0
        BEQ
                  |L0.64|
                  r4,[r2,#0]
        LDRB
        CMP
                  r4,#0
        POPEQ
                  {r4,pc}
        CMP
                  r12,r4
                  r3,r3,#1
        ADDEQ
        ADDEQ
                  r2,r2,#1
        BEQ
                  |L0.20|
                  |L0.76|
|L0.64|
                  r2,[r2,#0]
        LDRB
                  r2,#0
        CMP
        POPEQ
                  {r4,pc}
|L0.76|
        ADD
                  r0,r0,#1
|L0.80|
        LDRB
                  r2,[r0,#0]
                  r2,#0
        CMP
                  r3,r0
        MOVNE
        MOVNE
                  r2,r1
        MOVEQ
                  r0,#0
        BNE
                  |L0.20|
        POP
                  {r4,pc}
```

#### **Keil (thumb) +** -03

```
PUSH
                   {r4,r5,lr}
                   r2,[r1,#0]
        LDRB
        \mathtt{CMP}
                   r2,#0
        BEQ
                   |L0.54|
        В
                   |L0.46|
|L0.10|
        MOVS
                   r3,r0
        MOVS
                   r2,r1
        В
                   [L0.20]
|L0.16|
                   r3,r3,#1
         ADDS
         ADDS
                   r2,r2,#1
|L0.20|
        LDRB
                   r4,[r3,#0]
                   r4,#0
        CMP
        BEQ
                   |L0.38|
                   r5,[r2,#0]
        LDRB
                   r5,#0
        \mathtt{CMP}
                   |L0.54|
        BEQ
        CMP
                   r4,r5
                   |L0.16|
        BEQ
                   |L0.44|
        В
|L0.38|
        LDRB
                   r2,[r2,#0]
        CMP
                   r2,#0
                   |L0.54|
        BEQ
|L0.44|
         ADDS
                   r0,r0,#1
|L0.46|
        LDRB
                   r2,[r0,#0]
         CMP
                   r2,#0
        BNE
                   |L0.10|
        MOVS
                   r0,#0
```

#### 10.1.5 Exercise 1.5

This exercise is rather on knowledge than on reading code.

. The function is taken from OpenWatcom.

#### MSVC 2010 + /0x

```
_DATA
         SEGMENT
         __v:DWORD
COMM
_DATA
         ENDS
        __real@3e45798ee2308c3a
PUBLIC
         __real@4147ffff80000000
PUBLIC
         __real@4150017ec0000000
PUBLIC
PUBLIC
       _f
EXTRN
         __fltused:DWORD
CONST
         SEGMENT
__real@3e45798ee2308c3a DQ 03e45798ee2308c3ar ; 1e-008
__real@4147ffff80000000 DQ 04147ffff80000000r ; 3.14573e+006
__real@4150017ec0000000 DQ 04150017ec0000000r ; 4.19584e+006
CONST
         ENDS
_TEXT
         SEGMENT
_{v1} = -16
                          ; size = 8
_{v2} = -8
                          ; size = 8
    PROC
_f
    sub
           esp, 16
                          ; 0000010H
           QWORD PTR __real@4150017ec0000000
    fld
           QWORD PTR _v1$[esp+16]
    fstp
    fld
           QWORD PTR __real@4147ffff80000000
           QWORD PTR _v2$[esp+16]
    fstp
    fld
           QWORD PTR _v1$[esp+16]
    fld
           QWORD PTR _v1$[esp+16]
           QWORD PTR _v2$[esp+16]
    fdiv
    fmul
           QWORD PTR _v2$[esp+16]
    fsubp ST(1), ST(0)
    fcomp QWORD PTR __real@3e45798ee2308c3a
    fnstsw ax
                          ; 00000041H
           ah, 65
    test
    jne
           SHORT $LN1@f
           DWORD PTR __v, 1
    or
$LN1@f:
           esp, 16
                          ; 0000010H
    add
    ret
           0
_{\mathtt{f}}
      ENDP
_TEXT
         ENDS
```

### 10.1.6 Exercise 1.6

## MSVC 2010 + /0x

```
_k1$ = 12
                       ; size = 4
_k = 12
                       ; size = 4
_f
     PROC
           esp, 12 ; 0000000cH
    sub
           ecx, DWORD PTR _v$[esp+8]
    mov
           eax, DWORD PTR [ecx]
    mov
           ecx, DWORD PTR [ecx+4]
    mov
           ebx
    push
   push
           esi
           esi, DWORD PTR _k$[esp+16]
    mov
           edi
    push
           edi, DWORD PTR [esi]
    mov
    mov
           DWORD PTR _k0$[esp+24], edi
    mov
           edi, DWORD PTR [esi+4]
           DWORD PTR _k1$[esp+20], edi
    mov
           edi, DWORD PTR [esi+8]
    mov
           esi, DWORD PTR [esi+12]
    mov
           edx, edx
    xor
           DWORD PTR _k2$[esp+24], edi
    mov
           DWORD PTR _k3$[esp+24], esi
    mov
           edi, DWORD PTR [edx+32]
    lea
$LL8@f:
    {\tt mov}
           \operatorname{esi}, \operatorname{ecx}
    shr
           esi, 5
           esi, DWORD PTR _k1$[esp+20]
    add
           ebx, ecx
    mov
    shl
           ebx, 4
           ebx, DWORD PTR _k0$[esp+24]
    add
    sub
           edx, 1640531527 ; 61c88647H
           esi, ebx
    xor
           ebx, DWORD PTR [edx+ecx]
    lea
           esi, ebx
    xor
    add
           eax, esi
           esi, eax
    mov
           esi, 5
    shr
           esi, DWORD PTR _k3$[esp+24]
    add
    mov
           ebx, eax
           ebx, 4
    shl
    add
           ebx, DWORD PTR _k2$[esp+24]
           esi, ebx
    xor
    lea
           ebx, DWORD PTR [edx+eax]
           esi, ebx
    xor
    add
           ecx, esi
           edi
    dec
           SHORT $LL8@f
    jne
           edx, DWORD PTR _v$[esp+20]
    mov
    pop
           edi
    pop
           esi
           DWORD PTR [edx], eax
    mov
           DWORD PTR [edx+4], ecx
    mov
    pop
           ebx
                                         ; 000000cH
    add
           esp, 12
    ret
           0
_f
     ENDP
```

#### Keil (ARM) + -03

```
PUSH {r4-r10,lr}
ADD r5,r1,#8
LDM r5,{r5,r7}
```

```
LDR
                 r2,[r0,#4]
        LDR
                 r3,[r0,#0]
                 r4,|L0.116|
        LDR
        LDR
                 r6,[r1,#4]
                 r8,[r1,#0]
        LDR
        MOV
                 r12,#0
        MOV
                 r1,r12
|L0.40|
                 r12,r12,r4
        ADD
        ADD
                 r9,r8,r2,LSL #4
        ADD
                 r10,r2,r12
        EOR
                 r9,r9,r10
        ADD
                 r10,r6,r2,LSR #5
        EOR
                 r9,r9,r10
        ADD
                 r3,r3,r9
                 r9,r5,r3,LSL #4
        ADD
        ADD
                 r10,r3,r12
        EOR
                 r9,r9,r10
        ADD
                 r10,r7,r3,LSR #5
        EOR
                 r9,r9,r10
        ADD
                 r1,r1,#1
        CMP
                 r1,#0x20
        ADD
                 r2,r2,r9
        STRCS
                 r2,[r0,#4]
        STRCS
                 r3,[r0,#0]
                 |L0.40|
        BCC
        POP
                  {r4-r10,pc}
|L0.116|
        DCD
                  0x9e3779b9
```

# **Keil (thumb) +** -03

```
PUSH
                  {r1-r7,lr}
        LDR
                  r5, |L0.84|
        LDR
                  r3,[r0,#0]
                  r2,[r0,#4]
        LDR
                  r5,[sp,#8]
        STR
        MOVS
                  r6,r1
        LDM
                  r6,{r6,r7}
        LDR
                  r5,[r1,#8]
                  r6, [sp,#4]
        STR
        LDR
                  r6, [r1, #0xc]
        MOVS
                  r4,#0
        MOVS
                  r1,r4
        MOV
                  lr,r5
        MOV
                  r12,r6
        STR
                  r7,[sp,#0]
|L0.30|
        LDR
                  r5,[sp,#8]
        LSLS
                  r6,r2,#4
        ADDS
                  r4,r4,r5
                  r5,[sp,#4]
        LDR
        LSRS
                  r7,r2,#5
        ADDS
                  r5,r6,r5
        ADDS
                  r6,r2,r4
        EORS
                  r5,r5,r6
        LDR
                  r6,[sp,#0]
        ADDS
                  r1,r1,#1
        ADDS
                  r6, r7, r6
```

```
EORS
                   r5, r5, r6
        ADDS
                   r3,r5,r3
        LSLS
                   r5,r3,#4
        ADDS
                   r6,r3,r4
        ADD
                   r5,r5,lr
        EORS
                   r5,r5,r6
        LSRS
                   r6,r3,#5
        ADD
                   r6,r6,r12
        EORS
                   r5,r5,r6
        ADDS
                   r2,r5,r2
                   r1,#0x20
        CMP
        BCC
                   |L0.30|
        STR
                   r3,[r0,#0]
        STR
                   r2,[r0,#4]
        POP
                   {r1-r7,pc}
|L0.84|
        DCD
                   0x9e3779b9
```

## 10.1.7 Exercise 1.7

This function is taken from Linux 2.6 kernel.

#### MSVC 2010 + /0x

```
db 000h, 080h, 040h, 0c0h, 020h, 0a0h, 060h, 0e0h
_table
    db 010h, 090h, 050h, 0d0h, 030h, 0b0h, 070h, 0f0h
    db 008h, 088h, 048h, 0c8h, 028h, 0a8h, 068h, 0e8h
    db 018h, 098h, 058h, 0d8h, 038h, 0b8h, 078h, 0f8h
    db 004h, 084h, 044h, 0c4h, 024h, 0a4h, 064h, 0e4h
    db 014h, 094h, 054h, 0d4h, 034h, 0b4h, 074h, 0f4h
    db 00ch, 08ch, 04ch, 0cch, 02ch, 0ach, 06ch, 0ech
    db 01ch, 09ch, 05ch, 0dch, 03ch, 0bch, 07ch, 0fch
    db 002h, 082h, 042h, 0c2h, 022h, 0a2h, 062h, 0e2h
    db 012h, 092h, 052h, 0d2h, 032h, 0b2h, 072h, 0f2h
    db 00ah, 08ah, 04ah, 0cah, 02ah, 0aah, 06ah, 0eah
    db 01ah, 09ah, 05ah, 0dah, 03ah, 0bah, 07ah, 0fah
    db 006h, 086h, 046h, 0c6h, 026h, 0a6h, 066h, 0e6h
    db 016h, 096h, 056h, 0d6h, 036h, 0b6h, 076h, 0f6h
    db 00eh, 08eh, 04eh, 0ceh, 02eh, 0aeh, 06eh, 0eeh
    db 01eh, 09eh, 05eh, 0deh, 03eh, 0beh, 07eh, 0feh
    db 001h, 081h, 041h, 0c1h, 021h, 0a1h, 061h, 0e1h
    db 011h, 091h, 051h, 0d1h, 031h, 0b1h, 071h, 0f1h
    db 009h, 089h, 049h, 0c9h, 029h, 0a9h, 069h, 0e9h
    db 019h, 099h, 059h, 0d9h, 039h, 0b9h, 079h, 0f9h
    db 005h, 085h, 045h, 0c5h, 025h, 0a5h, 065h, 0e5h
    db 015h, 095h, 055h, 0d5h, 035h, 0b5h, 075h, 0f5h
    db 00dh, 08dh, 04dh, 0cdh, 02dh, 0adh, 06dh, 0edh
    db 01dh, 09dh, 05dh, 0ddh, 03dh, 0bdh, 07dh, 0fdh
    db 003h, 083h, 043h, 0c3h, 023h, 0a3h, 063h, 0e3h
    db 013h, 093h, 053h, 0d3h, 033h, 0b3h, 073h, 0f3h
    db 00bh, 08bh, 04bh, 0cbh, 02bh, 0abh, 06bh, 0ebh
    db 01bh, 09bh, 05bh, 0dbh, 03bh, 0bbh, 07bh, 0fbh
    db 007h, 087h, 047h, 0c7h, 027h, 0a7h, 067h, 0e7h
    db 017h, 097h, 057h, 0d7h, 037h, 0b7h, 077h, 0f7h
    db 00fh, 08fh, 04fh, 0cfh, 02fh, 0afh, 06fh, 0efh
    db 01fh, 09fh, 05fh, 0dfh, 03fh, 0bfh, 07fh, 0ffh
f
                proc near
```

```
arg_0
                = dword ptr 4
                         edx, [esp+arg_0]
                mov
                         eax, dl
                movzx
                movzx
                         eax, _table[eax]
                         ecx, edx
                mov
                         edx, 8
                shr
                         edx, dl
                movzx
                         edx, _table[edx]
                movzx
                shl
                         ax, 8
                         eax, ax
                movzx
                         eax, edx
                or
                shr
                         ecx, 10h
                movzx
                         edx, cl
                         edx, _table[edx]
                movzx
                         ecx, 8
                shr
                movzx
                         ecx, cl
                         ecx, _table[ecx]
                movzx
                shl
                         dx, 8
                         edx, dx
                movzx
                shl
                         eax, 10h
                or
                         edx, ecx
                or
                         eax, edx
                retn
f
                endp
```

#### **Keil (ARM) +** -03

```
f2 PROC
        LDR
                  r1, |L0.76|
        LDRB
                  r2,[r1,r0,LSR #8]
        AND
                  r0,r0,#0xff
        LDRB
                  r0,[r1,r0]
                  r0,r2,r0,LSL #8
        ORR
        BX
                  lr
        ENDP
f3 PROC
        MOV
                  r3,r0
        LSR
                  r0,r0,#16
        PUSH
                  \{lr\}
        BL
                  f2
        MOV
                  r12,r0
        LSL
                  r0,r3,#16
        LSR
                  r0,r0,#16
        BL
        ORR
                  r0,r12,r0,LSL #16
        POP
                  {pc}
        ENDP
|L0.76|
        DCB
                  0x00,0x80,0x40,0xc0
        DCB
                  0x20,0xa0,0x60,0xe0
        DCB
                  0x10,0x90,0x50,0xd0
        DCB
                  0x30,0xb0,0x70,0xf0
                  0x08,0x88,0x48,0xc8
        DCB
                  0x28,0xa8,0x68,0xe8
        DCB
        DCB
                  0x18,0x98,0x58,0xd8
        DCB
                  0x38,0xb8,0x78,0xf8
        DCB
                  0x04,0x84,0x44,0xc4
```

	<u> </u>
DCB	0x24,0xa4,0x64,0xe4
DCB	0x14,0x94,0x54,0xd4
DCB	0x34,0xb4,0x74,0xf4
DCB	0x0c,0x8c,0x4c,0xcc
DCB	0x2c,0xac,0x6c,0xec
DCB	0x1c,0x9c,0x5c,0xdc
DCB	0x3c,0xbc,0x7c,0xfc
DCB	0x02,0x82,0x42,0xc2
DCB	0x22,0xa2,0x62,0xe2
DCB	0x12,0x92,0x52,0xd2
DCB	0x32,0xb2,0x72,0xf2
DCB	0x0a,0x8a,0x4a,0xca
DCB	0x2a,0xaa,0x6a,0xea
DCB	0x1a,0x9a,0x5a,0xda
DCB	0x3a,0xba,0x7a,0xfa
DCB	0x06,0x86,0x46,0xc6
DCB	0x26,0xa6,0x66,0xe6
DCB	0x16,0x96,0x56,0xd6
DCB	0x36,0xb6,0x76,0xf6
DCB	0x0e,0x8e,0x4e,0xce
DCB	0x2e,0xae,0x6e,0xee
DCB	0x1e,0x9e,0x5e,0xde
DCB	0x3e,0xbe,0x7e,0xfe
DCB	0x01,0x81,0x41,0xc1
DCB	0x21,0xa1,0x61,0xe1
DCB	0x11,0x91,0x51,0xd1
DCB	0x31,0xb1,0x71,0xf1
DCB	0x09,0x89,0x49,0xc9
DCB	0x29,0xa9,0x69,0xe9
DCB	0x19,0x99,0x59,0xd9
DCB	0x39,0xb9,0x79,0xf9
DCB	0x05,0x85,0x45,0xc5
DCB	0x25,0xa5,0x65,0xe5
DCB	0x15,0x95,0x55,0xd5
DCB	0x35,0xb5,0x75,0xf5
DCB	0x0d,0x8d,0x4d,0xcd
DCB	0x2d,0xad,0x6d,0xed
DCB	0x1d,0x9d,0x5d,0xdd
DCB	0x3d,0xbd,0x7d,0xfd
DCB	0x03,0x83,0x43,0xc3
DCB	0x23,0xa3,0x63,0xe3
DCB	0x13,0x93,0x53,0xd3
DCB	0x33,0xb3,0x73,0xf3
DCB	0x0b,0x8b,0x4b,0xcb
DCB	0x2b,0xab,0x6b,0xeb
DCB	0x1b,0x9b,0x5b,0xdb
DCB	0x3b,0xbb,0x7b,0xfb
DCB	0x07,0x87,0x47,0xc7
DCB	0x27,0xa7,0x67,0xe7
DCB	0x17,0x97,0x57,0xd7
DCB	0x37,0xb7,0x77,0xf7
DCB	0x0f,0x8f,0x4f,0xcf
DCB	0x2f,0xaf,0x6f,0xef
DCB	0x1f,0x9f,0x5f,0xdf
DCB	0x3f,0xbf,0x7f,0xff
505	

# **Keil (thumb) +** -03

f2 PROC			
LDR	r1, L0.48		

```
LSLS
                  r2,r0,#24
        LSRS
                  r2,r2,#24
        LDRB
                  r2,[r1,r2]
                  r2,r2,#8
        LSLS
        LSRS
                  r0,r0,#8
        LDRB
                  r0,[r1,r0]
        ORRS
                  r0,r0,r2
        BX
                  lr
        ENDP
f3 PROC
        MOVS
                  r3,r0
        LSLS
                  r0,r0,#16
        PUSH
                  \{r4,lr\}
                  r0,r0,#16
        LSRS
        BL
                  f2
        LSLS
                  r4,r0,#16
        LSRS
                  r0,r3,#16
        BL
                  f2
        ORRS
                  r0,r0,r4
        POP
                  {r4,pc}
        ENDP
|L0.48|
        DCB
                  0x00,0x80,0x40,0xc0
        DCB
                  0x20,0xa0,0x60,0xe0
        DCB
                  0x10,0x90,0x50,0xd0
        DCB
                  0x30,0xb0,0x70,0xf0
        DCB
                  0x08,0x88,0x48,0xc8
        DCB
                  0x28,0xa8,0x68,0xe8
                  0x18,0x98,0x58,0xd8
        DCB
                  0x38,0xb8,0x78,0xf8
        DCB
        DCB
                  0x04,0x84,0x44,0xc4
                  0x24,0xa4,0x64,0xe4
        DCB
        DCB
                  0x14,0x94,0x54,0xd4
        DCB
                  0x34,0xb4,0x74,0xf4
        DCB
                  0x0c,0x8c,0x4c,0xcc
        DCB
                  0x2c,0xac,0x6c,0xec
        DCB
                  0x1c,0x9c,0x5c,0xdc
        DCB
                  0x3c,0xbc,0x7c,0xfc
        DCB
                  0x02,0x82,0x42,0xc2
        DCB
                  0x22,0xa2,0x62,0xe2
        DCB
                  0x12,0x92,0x52,0xd2
        DCB
                  0x32,0xb2,0x72,0xf2
        DCB
                  0x0a, 0x8a, 0x4a, 0xca
        DCB
                  0x2a,0xaa,0x6a,0xea
                  0x1a,0x9a,0x5a,0xda
        DCB
        DCB
                  0x3a,0xba,0x7a,0xfa
                  0x06,0x86,0x46,0xc6
        DCB
        DCB
                  0x26,0xa6,0x66,0xe6
        DCB
                  0x16,0x96,0x56,0xd6
        DCB
                  0x36,0xb6,0x76,0xf6
        DCB
                  0x0e,0x8e,0x4e,0xce
        DCB
                  0x2e,0xae,0x6e,0xee
        DCB
                  0x1e,0x9e,0x5e,0xde
        DCB
                  0x3e,0xbe,0x7e,0xfe
        DCB
                  0x01,0x81,0x41,0xc1
        DCB
                  0x21,0xa1,0x61,0xe1
        DCB
                  0x11,0x91,0x51,0xd1
        DCB
                  0x31,0xb1,0x71,0xf1
        DCB
                  0x09,0x89,0x49,0xc9
```

```
DCB
         0x29,0xa9,0x69,0xe9
DCB
         0x19,0x99,0x59,0xd9
DCB
         0x39,0xb9,0x79,0xf9
DCB
         0x05,0x85,0x45,0xc5
DCB
         0x25,0xa5,0x65,0xe5
DCB
         0x15,0x95,0x55,0xd5
DCB
         0x35,0xb5,0x75,0xf5
DCB
         0x0d,0x8d,0x4d,0xcd
DCB
         0x2d,0xad,0x6d,0xed
DCB
         0x1d,0x9d,0x5d,0xdd
         0x3d,0xbd,0x7d,0xfd
DCB
DCB
         0x03,0x83,0x43,0xc3
DCB
         0x23,0xa3,0x63,0xe3
DCB
         0x13,0x93,0x53,0xd3
         0x33,0xb3,0x73,0xf3
DCB
         0x0b, 0x8b, 0x4b, 0xcb
DCB
DCB
         0x2b,0xab,0x6b,0xeb
         0x1b,0x9b,0x5b,0xdb
DCB
DCB
         0x3b,0xbb,0x7b,0xfb
DCB
         0x07,0x87,0x47,0xc7
DCB
         0x27,0xa7,0x67,0xe7
DCB
         0x17,0x97,0x57,0xd7
DCB
         0x37,0xb7,0x77,0xf7
DCB
         0x0f,0x8f,0x4f,0xcf
DCB
         0x2f,0xaf,0x6f,0xef
DCB
         0x1f,0x9f,0x5f,0xdf
DCB
         0x3f,0xbf,0x7f,0xff
```

#### 10.1.8 Exercise 1.8

#### MSVC 2010 + /01

(/O1: minimize space).

```
_a$ = 8
               ; size = 4
_b$ = 12
               ; size = 4
_c = 16
              ; size = 4
?s@@YAXPANOO@Z PROC
                      ; s, COMDAT
           eax, DWORD PTR _b$[esp-4]
           ecx, DWORD PTR _a$[esp-4]
   mov
           edx, DWORD PTR _c$[esp-4]
   mov
           esi
   push
   push
           edi
    sub
           ecx, eax
    sub
           edx, eax
           edi, 200
                       ; 000000c8H
    mov
$LL6@s:
           100
                        ; 00000064H
    push
           esi
    pop
$LL3@s:
    fld
           QWORD PTR [ecx+eax]
           QWORD PTR [eax]
    fadd
           QWORD PTR [edx+eax]
    fstp
    add
           eax, 8
    dec
           esi
    jne
           SHORT $LL3@s
           edi
    dec
           SHORT $LL6@s
    jne
    pop
           edi
           esi
    pop
           0
    ret
```

```
?s@@YAXPANOO@Z ENDP ; s
```

#### **Keil (ARM) +** -03

```
{r4-r12,lr}
        PUSH
        MOV
                  r9,r2
        MOV
                  r10,r1
        MOV
                  r11,r0
        MOV
                  r5,#0
|L0.20|
        ADD
                  r0,r5,r5,LSL #3
                  r0,r0,r5,LSL #4
        ADD
        MOV
                  r4,#0
                  r8,r10,r0,LSL #5
        ADD
        ADD
                  r7,r11,r0,LSL #5
        ADD
                  r6,r9,r0,LSL #5
|L0.44|
        ADD
                  r0,r8,r4,LSL #3
        LDM
                  r0,{r2,r3}
        {\tt ADD}
                  r1,r7,r4,LSL #3
        LDM
                  r1,{r0,r1}
        BL
                  __aeabi_dadd
        ADD
                  r2,r6,r4,LSL #3
                  r4,r4,#1
        ADD
        STM
                  r2,{r0,r1}
        CMP
                  r4,#0x64
                  |L0.44|
        BLT
                  r5,r5,#1
        ADD
        CMP
                  r5,#0xc8
        BLT
                  |L0.20|
        POP
                  {r4-r12,pc}
```

# **Keil (thumb) +** -03

```
PUSH
                  {r0-r2,r4-r7,lr}
        MOVS
                  r4,#0
        SUB
                  sp,sp,\#8
|L0.6|
        {\tt MOVS}
                  r1,#0x19
        MOVS
                  r0,r4
        LSLS
                  r1,r1,#5
        MULS
                  r0,r1,r0
        LDR
                  r2,[sp,#8]
        LDR
                  r1,[sp,#0xc]
                  r2,r0,r2
        ADDS
        STR
                  r2,[sp,#0]
        LDR
                  r2,[sp,#0x10]
        MOVS
                  r5,#0
        ADDS
                  r7,r0,r2
                  r0,r0,r1
        ADDS
        STR
                  r0,[sp,#4]
[L0.32]
        LSLS
                  r6,r5,#3
        ADDS
                  r0,r0,r6
        LDM
                  r0!,{r2,r3}
                  r0,[sp,#0]
        LDR
        ADDS
                  r1,r0,r6
        LDM
                  r1,{r0,r1}
        BL
                  __aeabi_dadd
```

```
ADDS
                r2,r7,r6
        ADDS
                r5,r5,#1
        STM
                r2!,{r0,r1}
        CMP
                 r5,#0x64
        BGE
                 |L0.62|
        LDR
                 r0,[sp,#4]
                 |L0.32|
        R
|L0.62|
                r4,r4,#1
        ADDS
        CMP
                 r4,#0xc8
        BLT
                 [L0.6]
        ADD
                 sp, sp, #0x14
        POP
                 {r4-r7,pc}
```

#### 10.1.9 Exercise 1.9

#### MSVC 2010 + /01

(/O1: minimize space).

```
tv315 = -8
                      ; size = 4
                      ; size = 4
tv291 = -4
_a$ = 8
                      ; size = 4
_b = 12
                      ; size = 4
_{c} = 16
                      ; size = 4
?m@@YAXPANOO@Z PROC
                      ; m, COMDAT
   push
           ebp
   mov
           ebp, esp
   push
           ecx
   push
           ecx
           edx, DWORD PTR _a$[ebp]
   mov
   push
           ebx, DWORD PTR _c$[ebp]
   mov
           esi
   push
           esi, DWORD PTR _b$[ebp]
   mov
           edx, esi
   sub
   push
           edi
   sub
           esi, ebx
   mov
           DWORD PTR tv315[ebp], 100 ; 00000064H
$LL9@m:
           eax, ebx
   mov
           DWORD PTR tv291[ebp], 300 ; 0000012cH
   mov
$LL6@m:
   fldz
   lea
           ecx, DWORD PTR [esi+eax]
           QWORD PTR [eax]
    fstp
           edi, 200
                                     ; 00000c8H
$LL3@m:
    dec
           edi
           QWORD PTR [ecx+edx]
    fld
    fmul
           QWORD PTR [ecx]
           QWORD PTR [eax]
    fadd
           QWORD PTR [eax]
    fstp
    jne
           HORT $LL3@m
    add
           eax, 8
    dec
           DWORD PTR tv291[ebp]
           SHORT $LL6@m
    jne
           ebx, 800
                                    ; 00000320H
    add
    dec
           DWORD PTR tv315[ebp]
    jne
           SHORT $LL9@m
           edi
   pop
```

```
pop esi
pop ebx
leave
ret 0
?m@@YAXPANOO@Z ENDP; m
```

#### **Keil (ARM) +** -03

```
PUSH
                  {r0-r2,r4-r11,lr}
        SUB
                  sp,sp,#8
        MOV
                  r5,#0
|L0.12|
        LDR
                  r1,[sp,#0xc]
                  r0,r5,r5,LSL #3
        ADD
        ADD
                  r0,r0,r5,LSL #4
        ADD
                  r1,r1,r0,LSL #5
        STR
                  r1,[sp,#0]
        LDR
                  r1,[sp,#8]
        MOV
                  r4,#0
        {\tt ADD}
                  r11,r1,r0,LSL #5
        LDR
                  r1,[sp,#0x10]
        ADD
                  r10,r1,r0,LSL #5
|L0.52|
        MOV
                  r0,#0
        MOV
                  r1,r0
        ADD
                  r7,r10,r4,LSL #3
                  r7,{r0,r1}
        STM
                  r6,r0
        VOM
        LDR
                  r0,[sp,#0]
        ADD
                  r8,r11,r4,LSL #3
        ADD
                  r9,r0,r4,LSL #3
|L0.84|
        LDM
                  r9,\{r2,r3\}
        LDM
                  r8,{r0,r1}
        BL
                  __aeabi_dmul
        LDM
                  r7, \{r2, r3\}
                  __aeabi_dadd
        BL
        ADD
                  r6,r6,#1
        \mathtt{STM}
                  r7,{r0,r1}
        CMP
                  r6,#0xc8
        BLT
                  |L0.84|
        ADD
                  r4,r4,#1
                  r4,#0x12c
        CMP
        BLT
                  |L0.52|
                  r5,r5,#1
        ADD
        CMP
                  r5,#0x64
        BLT
                  |L0.12|
        ADD
                  sp, sp, #0x14
        POP
                  {r4-r11,pc}
```

# Keil (thumb) + -03

```
PUSH {r0-r2,r4-r7,lr}
MOVS r0,#0
SUB sp,sp,#0x10
STR r0,[sp,#0]
|L0.8|
MOVS r1,#0x19
LSLS r1,r1,#5
```

```
MULS
                  r0,r1,r0
        LDR
                  r2,[sp,#0x10]
                  r1,[sp,#0x14]
        LDR
        ADDS
                  r2,r0,r2
                  r2,[sp,#4]
        STR
        LDR
                  r2,[sp,#0x18]
        MOVS
                  r5,#0
        ADDS
                  r7,r0,r2
        ADDS
                  r0,r0,r1
        STR
                  r0,[sp,#8]
|L0.32|
        LSLS
                  r4,r5,#3
                  r0,#0
        {\tt MOVS}
        ADDS
                  r2,r7,r4
        STR
                  r0,[r2,#0]
                  r6,r0
        MOVS
                  r0,[r2,#4]
        STR
[L0.44]
        LDR
                  r0,[sp,#8]
        ADDS
                  r0,r0,r4
        LDM
                  r0!,{r2,r3}
                  r0,[sp,#4]
        LDR
        ADDS
                  r1,r0,r4
        LDM
                  r1,{r0,r1}
        BL
                  __aeabi_dmul
        ADDS
                  r3,r7,r4
        LDM
                  r3,{r2,r3}
        BL
                  __aeabi_dadd
        ADDS
                  r2,r7,r4
        ADDS
                  r6,r6,#1
                  r2!,{r0,r1}
        STM
                  r6,#0xc8
        CMP
        BLT
                  |L0.44|
        MOVS
                  r0,#0xff
        ADDS
                  r5,r5,#1
                  r0,r0,#0x2d
        ADDS
        CMP
                  r5,r0
        BLT
                  |L0.32|
                  r0,[sp,#0]
        LDR
        ADDS
                  r0,r0,#1
        CMP
                  r0,#0x64
                  r0,[sp,#0]
        STR
        BLT
                  |L0.8|
        ADD
                  sp,sp,#0x1c
        POP
                  {r4-r7,pc}
```

## 10.1.10 Exercise 1.10

If to compile this piece of code and run, a number will be printed. Where it came from? Where it came from if to compile it in MSVC with optimization (0x)?

```
#include <stdio.h>
int main()
{
         printf ("%d\n");
         return 0;
};
```

#### 10.1.11 Exercise 1.11

As a practical joke, "fool" your Windows Task Manager to show much more CPUs/CPU cores than your machine actually has:




Figure 10.1: Fooled Windows Task Manager

# 10.2 Middle level

### 10.2.1 Exercise 2.1

Well-known algorithm, also included in standard C library. Source code was taken from glibc 2.11.1. Compiled in GCC 4.4.1 with -Os option (code size optimization). Listing was done by IDA 4.9 disassembler from ELF-file generated by GCC and linker. For those who wants use IDA while learning, here you may find .elf and .idb files, .idb can be opened with freeware IDA 4.9:

http://yurichev.com/RE-exercises/middle/1/

```
f
               proc near
var_150
               = dword ptr -150h
var_14C
               = dword ptr -14Ch
var_13C
               = dword ptr -13Ch
               = dword ptr -138h
var_138
var_134
               = dword ptr -134h
var_130
               = dword ptr -130h
var_128
               = dword ptr -128h
var_124
               = dword ptr -124h
var_120
               = dword ptr -120h
var_11C
               = dword ptr -11Ch
               = dword ptr -118h
var_118
var_114
               = dword ptr -114h
var_110
               = dword ptr -110h
var_C
               = dword ptr -0Ch
arg_0
               = dword ptr 8
```

```
arg_4
                 = dword ptr
                               0Ch
arg_8
                 = dword ptr
                               10h
arg_C
                 = dword ptr
                               14h
arg_10
                 = dword ptr
                               18h
                 push
                         ebp
                         ebp, esp
                 mov
                         edi
                 push
                 push
                         esi
                         ebx
                 push
                         esp, 14Ch
                 sub
                         ebx, [ebp+arg_8]
                 mov
                 cmp
                          [ebp+arg_4], 0
                 jz
                         loc_804877D
                          [ebp+arg_4], 4
                 cmp
                         eax, ds:0[ebx*4]
                 lea
                 mov
                          [ebp+var_130], eax
                         loc_804864C
                 jbe
                         eax, [ebp+arg_4]
                 mov
                 mov
                         ecx, ebx
                          esi, [ebp+arg_0]
                 mov
                 lea
                         edx, [ebp+var_110]
                 neg
                         ecx
                 mov
                          [ebp+var_118], 0
                          [ebp+var_114], 0
                 mov
                 dec
                         eax
                         eax, ebx
                 imul
                          eax, [ebp+arg_0]
                 add
                 mov
                          [ebp+var_11C], edx
                          [ebp+var_134], ecx
                 mov
                          [ebp+var_124], eax
                 mov
                 lea
                          eax, [ebp+var_118]
                 mov
                          [ebp+var_14C], eax
                          [ebp+var_120], ebx
                 mov
loc_8048433:
                                           ; CODE XREF: f+28C
                          eax, [ebp+var_124]
                 mov
                          edx, edx
                 xor
                 push
                         edi
                 push
                          [ebp+arg_10]
                 sub
                         eax, esi
                          [ebp+var_120]
                 {\tt div}
                 push
                         esi
                 shr
                         eax, 1
                 imul
                         eax, [ebp+var_120]
                 lea
                         edx, [esi+eax]
                 push
                 mov
                          [ebp+var_138], edx
                 call
                          [ebp+arg_C]
                         esp, 10h
                 add
                         edx, [ebp+var_138]
                 mov
                         eax, eax
                 test
                         short loc_8048482
                 jns
                 xor
                         eax, eax
loc_804846D:
                                           ; CODE XREF: f+CC
                         cl, [edx+eax]
                 mov
                         bl, [esi+eax]
                 mov
                 mov
                          [edx+eax], bl
                          [esi+eax], cl
                 mov
                 inc
                         eax
```

```
[ebp+var_120], eax
                 cmp
                          short loc_804846D
                 jnz
loc_8048482:
                                           ; CODE XREF: f+B5
                 push
                          ebx
                 push
                          [ebp+arg_10]
                 mov
                          [ebp+var_138], edx
                 push
                         edx
                 push
                          [ebp+var_124]
                          [ebp+arg_C]
                 call
                         edx, [ebp+var_138]
                 mov
                         esp, 10h
                 add
                 test
                         eax, eax
                 jns
                         short loc_80484F6
                         ecx, [ebp+var_124]
                 mov
                 xor
                         eax, eax
loc_80484AB:
                                           ; CODE XREF: f+10D
                         edi, byte ptr [edx+eax]
                 movzx
                         bl, [ecx+eax]
                 mov
                          [edx+eax], bl
                 mov
                         ebx, edi
                 mov
                 mov
                          [ecx+eax], bl
                 {\tt inc}
                 cmp
                          [ebp+var_120], eax
                         short loc_80484AB
                 jnz
                         ecx
                 push
                 push
                          [ebp+arg_10]
                 mov
                          [ebp+var_138], edx
                 push
                         esi
                 push
                         edx
                 call
                         [ebp+arg_C]
                 add
                         esp, 10h
                         edx, [ebp+var_138]
                 mov
                         eax, eax
                 test
                 jns
                         short loc_80484F6
                 xor
                         eax, eax
loc_80484E1:
                                           ; CODE XREF: f+140
                         cl, [edx+eax]
                 mov
                         bl, [esi+eax]
                 mov
                          [edx+eax], bl
                 mov
                 mov
                          [esi+eax], cl
                 inc
                         eax
                          [ebp+var_120], eax
                 cmp
                         short loc_80484E1
                 jnz
loc_80484F6:
                                           ; CODE XREF: f+ED
                                           ; f+129
                         eax, [ebp+var_120]
                 mov
                 mov
                         edi, [ebp+var_124]
                         edi, [ebp+var_134]
                 add
                 lea
                         ebx, [esi+eax]
                 jmp
                         short loc_8048513
loc_804850D:
                                           ; CODE XREF: f+17B
                         ebx, [ebp+var_120]
                 add
                                           ; CODE XREF: f+157
loc_8048513:
                                           ; f+1F9
```

```
push
                         [ebp+arg_10]
                 push
                 mov
                         [ebp+var_138], edx
                         edx
                 push
                 push
                         ebx
                         [ebp+arg_C]
                 call
                 add
                         esp, 10h
                         edx, [ebp+var_138]
                 mov
                 test
                         eax, eax
                         short loc_8048537
                 jns
                 jmp
                         short loc_804850D
loc_8048531:
                                          ; CODE XREF: f+19D
                 add
                         edi, [ebp+var_134]
loc_8048537:
                                          ; CODE XREF: f+179
                 push
                         ecx
                         [ebp+arg_10]
                 push
                 mov
                         [ebp+var_138], edx
                         edi
                 push
                 push
                         edx
                         [ebp+arg_C]
                 call
                 {\tt add}
                         esp, 10h
                         edx, [ebp+var_138]
                 mov
                         eax, eax
                 test
                         short loc_8048531
                 js
                 cmp
                         ebx, edi
                 jnb
                         short loc_8048596
                         eax, eax
                 xor
                         [ebp+var_128], edx
                 mov
loc_804855F:
                                          ; CODE XREF: f+1BE
                         cl, [ebx+eax]
                 mov
                         dl, [edi+eax]
                 mov
                 mov
                         [ebx+eax], dl
                         [edi+eax], cl
                 mov
                         eax
                 inc
                 cmp
                         [ebp+var_120], eax
                         short loc_804855F
                 jnz
                         edx, [ebp+var_128]
                 mov
                         edx, ebx
                 cmp
                 jnz
                         short loc_8048582
                 mov
                         edx, edi
                         short loc_8048588
                 jmp
loc_8048582:
                                          ; CODE XREF: f+1C8
                         edx, edi
                 cmp
                         short loc_8048588
                 jnz
                 mov
                         edx, ebx
                                          ; CODE XREF: f+1CC
loc_8048588:
                                          ; f+1D0
                         ebx, [ebp+var_120]
                 add
                 add
                         edi, [ebp+var_134]
                         short loc_80485AB
                 jmp
loc_8048596:
                                          ; CODE XREF: f+1A1
                       short loc_80485AB
                 jnz
```

```
ecx, [ebp+var_134]
                         eax, [ebp+var_120]
                mov
                lea
                         edi, [ebx+ecx]
                         ebx, eax
                add
                         short loc_80485B3
                jmp
loc_80485AB:
                                          ; CODE XREF: f+1E0
                                          ; f:loc_8048596
                cmp
                         ebx, edi
                         loc_8048513
                jbe
loc_80485B3:
                                          ; CODE XREF: f+1F5
                         eax, edi
                mov
                         eax, esi
                sub
                         eax, [ebp+var_130]
                cmp
                         short loc_80485EB
                ja
                mov
                         eax, [ebp+var_124]
                         esi, ebx
                mov
                sub
                         eax, ebx
                         eax, [ebp+var_130]
                cmp
                         short loc_8048634
                ja
                sub
                         [ebp+var_11C], 8
                mov
                         edx, [ebp+var_11C]
                         ecx, [edx+4]
                mov
                         esi, [edx]
                mov
                         [ebp+var_124], ecx
                mov
                jmp
                         short loc_8048634
loc_80485EB:
                                          ; CODE XREF: f+209
                mov
                         edx, [ebp+var_124]
                sub
                         edx, ebx
                         edx, [ebp+var_130]
                cmp
                         short loc_804862E
                jbe
                cmp
                         eax, edx
                         edx, [ebp+var_11C]
                mov
                         eax, [edx+8]
                lea
                jle
                         short loc_8048617
                         [edx], esi
                mov
                         esi, ebx
                mov
                         [edx+4], edi
                mov
                mov
                         [ebp+var_11C], eax
                         short loc_8048634
                jmp
loc_8048617:
                                          ; CODE XREF: f+252
                         ecx, [ebp+var_11C]
                mov
                         [ebp+var_11C], eax
                mov
                         [ecx], ebx
                mov
                         ebx, [ebp+var_124]
                mov
                         [ecx+4], ebx
                mov
loc_804862E:
                                          ; CODE XREF: f+245
                mov
                         [ebp+var_124], edi
loc_8048634:
                                          ; CODE XREF: f+21B
                                          ; f+235 ...
                mov
                         eax, [ebp+var_14C]
                cmp
                         [ebp+var_11C], eax
                         loc_8048433
                 ja
```

```
mov
                         ebx, [ebp+var_120]
loc_804864C:
                                           ; CODE XREF: f+2A
                         eax, [ebp+arg_4]
                 mov
                 mov
                         ecx, [ebp+arg_0]
                         ecx, [ebp+var_130]
                 add
                 dec
                         eax
                 imul
                         eax, ebx
                 add
                         eax, [ebp+arg_0]
                 cmp
                         ecx, eax
                         [ebp+var_120], eax
                 mov
                         short loc_804866B
                 jbe
                 mov
                         ecx, eax
                                           ; CODE XREF: f+2B3
loc_804866B:
                         esi, [ebp+arg_0]
                 mov
                 mov
                         edi, [ebp+arg_0]
                 add
                         esi, ebx
                         edx, esi
                 mov
                 jmp
                         short loc_80486A3
loc_8048677:
                                          ; CODE XREF: f+2F1
                 push
                         eax
                         [ebp+arg_10]
                 push
                mov
                         [ebp+var_138], edx
                         [ebp+var_13C], ecx
                 mov
                 push
                         edi
                 push
                         edx
                 call
                         [ebp+arg_C]
                 add
                         esp, 10h
                 mov
                         edx, [ebp+var_138]
                 mov
                         ecx, [ebp+var_13C]
                         eax, eax
                 test
                         short loc_80486A1
                 jns
                 mov
                         edi, edx
loc_80486A1:
                                          ; CODE XREF: f+2E9
                 add
                         edx, ebx
loc_80486A3:
                                           ; CODE XREF: f+2C1
                 cmp
                         edx, ecx
                         short loc_8048677
                 jbe
                         edi, [ebp+arg_0]
                 cmp
                 jz
                         loc_8048762
                 xor
                         eax, eax
loc_80486B2:
                                           ; CODE XREF: f+313
                         ecx, [ebp+arg_0]
                 mov
                         dl, [edi+eax]
                 mov
                         cl, [ecx+eax]
                 mov
                         [edi+eax], cl
                mov
                         ecx, [ebp+arg_0]
                mov
                 mov
                         [ecx+eax], dl
                 {\tt inc}
                         eax
                 cmp
                         ebx, eax
                         short loc_80486B2
                 jnz
                         loc_8048762
                 jmp
loc_80486CE:
                                          ; CODE XREF: f+3C3
```

```
lea
                         edx, [esi+edi]
                         short loc_80486D5
                jmp
loc_80486D3:
                                          ; CODE XREF: f+33B
                         edx, edi
                add
loc_80486D5:
                                          ; CODE XREF: f+31D
                push
                         eax
                push
                         [ebp+arg_10]
                         [ebp+var_138], edx
                mov
                         edx
                push
                push
                         esi
                call
                         [ebp+arg_C]
                add
                         esp, 10h
                         edx, [ebp+var_138]
                mov
                test
                         eax, eax
                         short loc_80486D3
                js
                         edx, ebx
                add
                cmp
                         edx, esi
                         [ebp+var_124], edx
                mov
                         \verb|short loc_804876F|
                jz
                mov
                         edx, [ebp+var_134]
                lea
                         eax, [esi+ebx]
                add
                         edx, eax
                         [ebp+var_11C], edx
                mov
                         short loc_804875B
                jmp
                         ______
loc_8048710:
                                          ; CODE XREF: f+3AA
                         cl, [eax]
                mov
                mov
                         edx, [ebp+var_11C]
                mov
                         [ebp+var_150], eax
                         byte ptr [ebp+var_130], cl
                mov
                mov
                         ecx, eax
                         short loc_8048733
                jmp
loc_8048728:
                                          ; CODE XREF: f+391
                         al, [edx+ebx]
                mov
                         [ecx], al
                mov
                         ecx, [ebp+var_128]
                mov
loc_8048733:
                                          ; CODE XREF: f+372
                mov
                         [ebp+var_128], edx
                add
                         edx, edi
                         eax, edx
                mov
                sub
                         eax, edi
                         [ebp+var_124], eax
                cmp
                jbe
                         short loc_8048728
                mov
                         dl, byte ptr [ebp+var_130]
                         eax, [ebp+var_150]
                mov
                         [ecx], dl
                mov
                dec
                         [ebp+var_11C]
loc_804875B:
                                          ; CODE XREF: f+35A
                dec
                         eax
                cmp
                         eax, esi
                jnb
                         short loc_8048710
                jmp
                         short loc_804876F
```

```
loc_8048762:
                                            ; CODE XREF: f+2F6
                                            ; f+315
                          edi, ebx
                 mov
                          edi
                 neg
                          ecx, [edi-1]
                 lea
                          [ebp+var_134], ecx
                 mov
loc_804876F:
                                           ; CODE XREF: f+347
                                            ; f+3AC
                 add
                          esi, ebx
                          esi, [ebp+var_120]
                 cmp
                 jbe
                          loc_80486CE
loc_804877D:
                                           ; CODE XREF: f+13
                          esp, [ebp-0Ch]
                 lea
                          ebx
                 pop
                 pop
                          esi
                          edi
                 pop
                          ebp
                 pop
                 retn
f
                 endp
```

#### 10.2.2 Exercise 2.2

There is a small executable file with a well-known cryptosystem inside. Try to identify it.

- Windows x86
- Linux x86
- MacOSX (x64)

#### 10.2.3 Exercise 2.3

There is a small executable file, some utility. It opens another file, reads it, calculate something and prints a float number. Try to understand what it do.

- Windows x86
- Linux x86
- MacOSX (x64)

#### 10.2.4 Exercise 2.4

There is an utility which encrypts/decrypts files, by password. There is an encrypted text file, password is unknown. Encrypted file is a text in English language. The utility uses relatively strong cryptosystem, nevertheless, it was implemented with a serious blunder. Since the mistake present, it is possible to decrypt the file with a little effort..

Try to find the mistake and decrypt the file.

- Windows x86
- Text file

#### 10.2.5 Exercise 2.5

This is software copy protection imitation, which uses key file. The key file contain user (or customer) name and serial number. There are two tasks:

- (Easy) with the help of tracer 6.0.5 or any other debugger, force the program to accept changed key file.
- (Medium) your goal is to modify user name to another, however, it is not allowed to patch the program.

- Windows x86
- Linux x86
- MacOSX (x64)
- Key file

## 10.2.6 Exercise 2.6

Here is a very primitive toy web-server, supporting only static files, without CGI<sup>1</sup>, etc. At least 4 vulnerabilities are leaved here intentionally. Try to find them all and exploit them in order for breaking into a remote host.

- Windows x86
- Linux x86
- MacOSX (x64)

#### 10.2.7 Exercise 2.7

With the help of *tracer* <sup>6.0.5</sup> or any other win32 debugger, reveal hidden mines in the MineSweeper standard Widnows game during play.

Hint: [29] have some insights about MineSweeper's internals.

# 10.3 crackme / keygenme

Couple of my keygenmes:

http://crackmes.de/users/yonkie/

<sup>&</sup>lt;sup>1</sup>Common Gateway Interface

# **Chapter 11**

# **Exercise solutions**

# 11.1 Easy level

#### 11.1.1 Exercise 1.1

Solution: toupper().
C source code:

```
char toupper ( char c )
{
    if( c >= 'a' && c <= 'z' ) {
        c = c - 'a' + 'A';
    }
    return( c );
}</pre>
```

# 11.1.2 Exercise 1.2

Solution: atoi() C source code:

```
#include <stdio.h>
#include <string.h>
#include <ctype.h>
int atoi ( const *p ) /* convert ASCII string to integer */
   int i;
   char s;
   while( isspace ( *p ) )
       ++p;
    s = *p;
    if( s == '+' || s == '-')
        ++p;
   i = 0;
    while( isdigit(*p) ) {
        i = i * 10 + *p - '0';
        ++p;
   if( s == '-' )
       i = -i;
   return( i );
```

# 11.1.3 Exercise 1.3

Solution: srand() / rand().
 C source code:

#### 11.1.4 Exercise 1.4

Solution: strstr(). C source code:

```
char * strstr (
        const char * str1,
        const char * str2
{
        char *cp = (char *) str1;
        char *s1, *s2;
        if (!*str2)
            return((char *)str1);
        while (*cp)
                s1 = cp;
                s2 = (char *) str2;
                while ( *s1 && *s2 && !(*s1-*s2) )
                        s1++, s2++;
                if (!*s2)
                        return(cp);
                cp++;
        }
        return(NULL);
```

# 11.1.5 Exercise 1.5

Hint #1: Keep in mind that \_\_v\_global variable.

Hint #2: The function is called in CRT startup code, before main() execution.

Solution: early Pentium CPU FDIV bug checking<sup>1</sup>.

C source code:

<sup>1</sup>http://en.wikipedia.org/wiki/Pentium\_FDIV\_bug

```
unsigned _v; // _v
enum e {
    PROB_P5_DIV = 0x0001
};
void f( void ) // __verify_pentium_fdiv_bug
        Verify we have got the Pentium FDIV problem.
        The volatiles are to scare the optimizer away.
    volatile double
                        v1
                                = 4195835;
    volatile double
                        v2
                              = 3145727;
    if( (v1 - (v1/v2)*v2) > 1.0e-8 ) {
        _v \mid = PROB_P5_DIV;
}
```

#### 11.1.6 Exercise 1.6

Hint: it might be helpful to google a constant used here.

Solution: TEA<sup>2</sup> encryption algorithm.

C source code (taken from http://en.wikipedia.org/wiki/Tiny\_Encryption\_Algorithm):

### 11.1.7 Exercise 1.7

Hint: the table contain pre-calculated values. It is possible to implement the function without it, but it will work slower, though.

Solution: this function reverse all bits in input 32-bit integer. It is lib/bitrev.c from Linux kernel. C source code:

<sup>&</sup>lt;sup>2</sup>Tiny Encryption Algorithm

```
0x06, 0x86, 0x46, 0xc6, 0x26, 0xa6, 0x66, 0xe6,
        0x16, 0x96, 0x56, 0xd6, 0x36, 0xb6, 0x76, 0xf6,
        0x0e, 0x8e, 0x4e, 0xce, 0x2e, 0xae, 0x6e, 0xee,
        0x1e, 0x9e, 0x5e, 0xde, 0x3e, 0xbe, 0x7e, 0xfe,
        0x01, 0x81, 0x41, 0xc1, 0x21, 0xa1, 0x61, 0xe1,
        0x11, 0x91, 0x51, 0xd1, 0x31, 0xb1, 0x71, 0xf1,
        0x09, 0x89, 0x49, 0xc9, 0x29, 0xa9, 0x69, 0xe9,
        0x19, 0x99, 0x59, 0xd9, 0x39, 0xb9, 0x79, 0xf9,
        0x05, 0x85, 0x45, 0xc5, 0x25, 0xa5, 0x65, 0xe5,
        0x15, 0x95, 0x55, 0xd5, 0x35, 0xb5, 0x75, 0xf5,
        0x0d, 0x8d, 0x4d, 0xcd, 0x2d, 0xad, 0x6d, 0xed,
        0x1d, 0x9d, 0x5d, 0xdd, 0x3d, 0xbd, 0x7d, 0xfd,
        0x03, 0x83, 0x43, 0xc3, 0x23, 0xa3, 0x63, 0xe3,
        0x13, 0x93, 0x53, 0xd3, 0x33, 0xb3, 0x73, 0xf3,
        0x0b, 0x8b, 0x4b, 0xcb, 0x2b, 0xab, 0x6b, 0xeb,
        0x1b, 0x9b, 0x5b, 0xdb, 0x3b, 0xbb, 0x7b, 0xfb,
        0x07, 0x87, 0x47, 0xc7, 0x27, 0xa7, 0x67, 0xe7,
        0x17, 0x97, 0x57, 0xd7, 0x37, 0xb7, 0x77, 0xf7,
        0x0f, 0x8f, 0x4f, 0xcf, 0x2f, 0xaf, 0x6f, 0xef,
        0x1f, 0x9f, 0x5f, 0xdf, 0x3f, 0xbf, 0x7f, 0xff,
};
unsigned char bitrev8(unsigned char byte)
        return byte_rev_table[byte];
}
unsigned short bitrev16(unsigned short x)
{
        return (bitrev8(x & 0xff) << 8) | bitrev8(x >> 8);
}
 * bitrev32 - reverse the order of bits in a unsigned int value
 * @x: value to be bit-reversed
unsigned int bitrev32(unsigned int x)
        return (bitrev16(x & 0xffff) << 16) | bitrev16(x >> 16);
```

#### 11.1.8 Exercise 1.8

Solution: two 100\*200 matrices of *double* type addition. C/C++ source code:

```
#define M 100
#define N 200

void s(double *a, double *b, double *c)
{
   for(int i=0;i<N;i++)
      for(int j=0;j<M;j++)
      *(c+i*M+j)=*(a+i*M+j) + *(b+i*M+j);
};</pre>
```

#### 11.1.9 Exercise 1.9

Solution: two matrices (one is 100\*200, second is 100\*300) of double type multiplication, result: 100\*300 matrix.

C/C++ source code:

```
#define M     100
#define N     200
#define P     300

void m(double *a, double *b, double *c)
{
    for(int i=0;i<M;i++)
        for(int j=0;j<P;j++)
        {
          *(c+i*M+j)=0;
          for (int k=0;k<N;k++) *(c+i*M+j)+=*(a+i*M+j) * *(b+i*M+j);
        }
};</pre>
```

#### 11.1.10 Exercise 1.11

Hint: Task Manager get CPU/CPU cores count using function call

 ${\tt NtQuerySystemInformation}({\tt SystemBasicInformation}, \ldots, \ldots), it is possible to find that call and to substitute resulting number.$ 

And of course, the Task Manager will show incorrect results in CPU usage history.

# 11.2 Middle level

#### 11.2.1 Exercise 2.1

Hint #1: The code has one characteristic thing, if considering it, it may help narrowing search of right function among glibc functions.

Solution: characteristic —is callback-function calling (1.18), pointer to which is passed in 4th argument. It is quicksort(). C source code.

#### 11.2.2 Exercise 2.2

Hint: easiest way is to find by values in the tables.

Commented C source code.

### 11.2.3 Exercise 2.3

Commented C source code.

### 11.2.4 Exercise 2.4

Commented C source code, and also decrypted file.

#### 11.2.5 Exercise 2.5

Hint: as we can see, the string with user name occupies not the whole file.

Bytes after terminated zero till offset 0x7F are ignored by program.

Commented C source code.

#### 11.2.6 Exercise 2.6

Commented C source code.

As another exercise, now you may try to fix all vulnerabilities you found in this web-server.

# **Afterword**

# 11.3 Questions?

Do not hesitate to mail any questions to the author: <dennis@yurichev.com>
Please, also do not hesitate to send me any corrections (including grammar ones (you see how horrible my English is?)), etc.

# **Appendix**

# 11.4 Common terminology

**word** usually is a variable fitting into GPR of CPU. In the computers older than personal, memory size was often measured in words rather then bytes.

### 11.5 x86

# 11.5.1 Terminology

Common for 16-bit (8086/80286), 32-bit (80386, etc), 64-bit.

byte 8-bit. DB assembly directive is used for defining array of bytes.

word 16-bit. DW assembly directive —"—.

**double word** ("dword") 32-bit. DD assembly directive —"—.

**quad word** ("qword") 64-bit. DQ assembly directive —"—.

tbyte (10 bytes) 80-bit or 10 bytes (used for IEEE 754 FPU registers).

paragraph (16 bytes)—term was popular in MS-DOS environment.

Data types of the same width (BYTE, WORD, DWORD) are also the same in Windows API.

# 11.5.2 General purpose registers

It is possible to access many registers by byte or 16-bit word parts. It is all inheritance from older Intel CPUs (up to 8-bit 8080) still supported for backward compatibility. For example, this feature is usually not present in RISC CPUs.

Registers prefixed with R- appeared in x86-84, and those prefixed with E- —in 80386. Thus, R-registers are 64-bit, and E-registers —32-bit.

8 more GPR's were added in x86-86: R8-R15.

N.B.: In the Intel manuals byte parts of these registers are prefixed by *L*, e.g.: *R8L*, but IDA names these registers by adding *B* suffix, e.g.: *R8B*.

#### RAX/EAX/AX/AL

7th (byte number)	6th		4th	3rd	2nd	1st	0th			
RAX <sup>x64</sup>										
EAX										
	AX									
	AH	AL								

AKA accumulator. The result of function if usually returned via this register.

#### RBX/EBX/BX/BL

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th			
RBX <sup>x64</sup>										
EBX										
	BX									
	ВН	BL								

# RCX/ECX/CX/CL

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th			
RCX <sup>x64</sup>										
	ECX									
	CX									
	СН	CL								

AKA counter: in this role it is used in REP prefixed instructions and also in shift instructions (SHL/SHR/RxL/RxR).

# RDX/EDX/DX/DL

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th			
RDX <sup>x64</sup>										
EDX										
	DX									
	DH	DL								

# RSI/ESI/SI/SIL

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th	
		F	RSI <sup>x64</sup>					
ESI								
	S							
							SIL <sup>x64</sup>	

AKA "source". Used as source in the instructions REP MOVSx, REP CMPSx.

# RDI/EDI/DI/DIL

7th (byte number)	6th	5th	-	3rd	2nd	1st	0th	
		F	RDI <sup>x64</sup>					
EDI								
	DI							
							DIL <sup>x64</sup>	

AKA "destination". Used as a pointer to destination place in the instructions REP MOVSx, REP STOSx.

# R8/R8D/R8W/R8L

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th		
R8									
R8D									
						R8	3W		
R8L									

# R9/R9D/R9W/R9L

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th		
R9									
R9D									
R9							W		
						R9L			

# R10/R10D/R10W/R10L

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th		
R10									
R10D									
R10W							W		
						R10L			

# R11/R11D/R11W/R11L

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th		
R11									
R11D									
R11W							W		
R11L									

# R12/R12D/R12W/R12L

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th
			R12				
					R1	I2D	
						R12	2W
						R12L	

# R13/R13D/R13W/R13L

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th
	R13						
					R1	I3D	
				•		R13	W
						R13L	

# R14/R14D/R14W/R14L

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th
			R14				
					R1	I4D	
						R14	·W
						R14L	

# R15/R15D/R15W/R15L

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th
R15							
					R1	5D	
						R15	W
						R15L	

# RSP/ESP/SP/SPL

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th
RSP <sup>x64</sup>							
					E	SP	
							SP
							SPL <sup>x64</sup>

AKA stack pointer. Usually points to the current stack except those cases when it is not yet initialized.

# RBP/EBP/BP/BPL

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th
RBP <sup>x64</sup>							
					E	BP	
							BP
							BPL <sup>x64</sup>

AKA frame pointer. Usually used for local variables and arguments of function accessing. More about it: (1.4.2).

# RIP/EIP/IP

7th (byte number)	6th	5th	4th	3rd	2nd	1st	0th
		RI	P <sup>x64</sup>	•		•	•
					EI	P	
						I	Р

AKA "instruction pointer" <sup>3</sup>. Usually always points to the current instruction. Cannot be modified, however, it is possible to do (which is equivalent to):

```
mov eax...
jmp eax
```

# CS/DS/ES/SS/FS/GS

16-bit registers containing code selector (CS), data selector (DS), stack selector (SS).

FS in win32 points to TLS, GS took this role in Linux. It is done for faster access to the TLS and other structures like TIB. In the past, these registers were used as segment registers (7.1.3).

# Flags register

**AKA** EFLAGS.

Bit (mask)	Abbreviation (meaning)	Description
0 (1)	CF (Carry)	
		The CLC/STC/CMC instructions are used
		for setting/resetting/toggling this flag
2 (4)	PF (Parity)	(1.13.3).
4 (0x10)	AF (Adjust)	
6 (0x40)	ZF (Zero)	Setting to 0
		if the last operation's result was 0.
7 (0x80)	SF (Sign)	
8 (0x100)	TF (Trap)	Used for debugging.
		If turned on, an exception will be
		generated after each instruction execution.
9 (0x200)	IF (Interrupt enable)	Are interrupts enabled.
		The CLI/STI instructions are used
		for the flag setting/resetting
10 (0x400)	DF (Direction)	A directions is set for the
		REP MOVSx, REP CMPSx, REP LODSx, REP SCASx instructions.
		The CLD/STD instructions are used
		for the flag setting/resetting
11 (0x800)	OF (Overflow)	
12, 13 (0x3000)	IOPL (I/O privilege level) <sup>80286</sup>	
14 (0x4000)	NT (Nested task) <sup>80286</sup>	
16 (0x10000)	RF (Resume) <sup>80386</sup>	Used for debugging.
		CPU will ignore hardware breakpoint in DRx
		if the flag is set.
17 (0x20000)	VM (Virtual 8086 mode) <sup>80386</sup>	
18 (0x40000)	AC (Alignment check) <sup>80486</sup>	
19 (0x80000)	VIF (Virtual interrupt) <sup>Pentium</sup>	
20 (0x100000)	VIP (Virtual interrupt pending)Pentium	
21 (0x200000)	ID (Identification) <sup>Pentium</sup>	

All the rest flags are reserved.

<sup>&</sup>lt;sup>3</sup>Sometimes also called "program counter"

# 11.5.3 FPU-registers

8 80-bit registers working as a stack: ST(0)-ST(7). N.B.: IDA calls ST(0) as just ST. Numbers are stored in the IEEE 754 format. long double value format:



#### **Control Word**

Register controlling behaviour of the FPU.

Bit	Abbreviation (meaning)	Description
0	IM (Invalid operation Mask)	
1	DM (Denormalized operand Mask)	
2	ZM (Zero divide Mask)	
3	OM (Overflow Mask)	
4	UM (Underflow Mask)	
5	PM (Precision Mask)	
7	IEM (Interrupt Enable Mask)	Exceptions enabling, 1 by default (disabled)
8, 9	PC (Precision Control)	
		00 — 24 bits (REAL4)
		10 — 53 bits (REAL8)
		11 — 64 bits (REAL10)
10, 11	RC (Rounding Control)	
		00 — (by default) round to nearest
		01 — round toward $-\infty$
		10 — round toward $+\infty$
		11 — round toward $0$
12	IC (Infinity Control)	0 — (by default) treat $+\infty$ and $-\infty$ as unsigned
		1 — respect both $+\infty$ and $-\infty$

The PM, UM, OM, ZM, DM, IM flags are defining if to generate exception in case of corresponding errors.

# **Status Word**

Read-only register.

D.1	Alder teller	D
Bit	Abbreviation (meaning)	Description
15	B (Busy)	Is FPU do something (1) or results are ready (0)
14	C3	
13, 12, 11	TOP	points to the currently zeroth register
10	C2	
9	C1	
8	C0	
7	IR (Interrupt Request)	
6	SF (Stack Fault)	
5	P (Precision)	
4	U (Underflow)	
3	O (Overflow)	
2	Z (Zero)	
1	D (Denormalized)	
0	I (Invalid operation)	

The SF, P, U, O, Z, D, I bits are signaling about exceptions.

About the C3, C2, C1, C0 read more: (1.13.3).

N.B.: When ST(x) is used, FPU adds x to TOP (by modulo 8) and that is how it gets internal register's number.

# **Tag Word**

The register has current information about number's registers usage.

Bit	Abbreviation (meaning)
15, 14	Tag(7)
13, 12	Tag(6)
11, 10	Tag(5)
9,8	Tag(4)
7, 6	Tag(3)
5, 4	Tag(2)
3, 2	Tag(1)
1, 0	Tag(0)

For each tag:

• 00 — The register contains a non-zero value

• 01 — The register contains 0

• 10 — The register contains a special value (NAN<sup>4</sup>,  $\infty$ , or denormal)

• 11 — The register is empty

# 11.5.4 SIMD-registers

### **MMX-registers**

8 64-bit registers: MM0..MM7.

#### **SSE and AVX-registers**

SSE: 8 128-bit registers: XMM0..XMM7. In the x86-64 8 more registers were added: XMM8..XMM15. AVX is the extension of all these registers to 256 bits.

# 11.5.5 Debugging registers

Used for hardware breakpoints control.

- DR0 address of breakpoint #1
- DR1 address of breakpoint #2
- DR2 address of breakpoint #3
- DR3 address of breakpoint #4
- DR6 a cause of break is reflected here
- DR7 breakpoint types are set here

#### DR6

Bit (mask)	Description
0 (1)	B0 — breakpoint #1 was triggered
1 (2)	B1 — breakpoint #2 was triggered
2 (4)	B2 — breakpoint #3 was triggered
3 (8)	B3 — breakpoint #4 was triggered
13 (0x2000)	BD — modification attempt of one of DRx registers.
	may be raised if GD is enabled
14 (0x4000)	BS — single step breakpoint (TF flag was set in EFLAGS).
	Highest priority. Other bits may also be set.
15 (0x8000)	BT (task switch flag)

N.B. Single step breakpoint is a breakpoint occurring after each instruction. It can be enabled by setting TF in EFLAGS (11.5.2).

<sup>&</sup>lt;sup>4</sup>Not a Number

#### DR7

Breakpoint types are set here.

Bit (mask)	Description
0 (1)	L0 — enable breakpoint #1 for the current task
1 (2)	G0 — enable breakpoint #1 for all tasks
2 (4)	L1 — enable breakpoint #2 for the current task
3 (8)	G1 — enable breakpoint #2 for all tasks
4 (0x10)	L2 — enable breakpoint #3 for the current task
5 (0x20)	G2 — enable breakpoint #3 for all tasks
6 (0x40)	L3 — enable breakpoint #4 for the current task
7 (0x80)	G3 — enable breakpoint #4 for all tasks
8 (0x100)	LE — not supported since P6
9 (0x200)	GE — not supported since P6
13 (0x2000)	GD — exception will be raised if any MOV instruction
	tries to modify one of DRx registers
16,17 (0x30000)	breakpoint #1: R/W — type
18,19 (0xC0000)	breakpoint #1: LEN — length
20,21 (0x300000)	breakpoint #2: R/W — type
22,23 (0xC00000)	breakpoint #2: LEN — length
24,25 (0x3000000)	breakpoint #3: R/W — type
26,27 (0xC000000)	breakpoint #3: LEN — length
28,29 (0x30000000)	breakpoint #4: R/W — type
30,31 (0xC0000000)	breakpoint #4: LEN — length

Breakpoint type is to be set as follows (R/W):

- 00 instruction execution
- 01 data writes
- 10 I/O reads or writes (not available in user-mode)
- 11 on data reads or writes

N.B.: breakpoint type for data reads is absent, indeed.

Breakpoint length is to be set as follows (LEN):

- 00 one-byte
- 01 two-byte
- 10 undefined for 32-bit mode, eight-byte in 64-bit mode
- 11 four-byte

# 11.5.6 Instructions

Instructions marked as (M) are not usually generated by compiler: if you see it, it is probably hand-written piece of assembly code, or this is compiler intrinsic (8.2).

Only most frequently used instructions are listed here. Read [12] or [1] for a full documentation.

#### **Prefixes**

- **LOCK** force CPU to make exclusive access to the RAM in multiprocessor environment. For the sake of simplification, it can be said that when instruction with this prefix is executed, all other CPUs in multiprocessor system is stopped. Most often it is used for critical sections, semaphores, mutexes. Commonly used with ADD, AND, BTR, BTS, CMPXCHG, OR, XADD, XOR. Read more about critical sections (5.4).
- **REP** used with MOVSx and STOSx: execute the instruction in loop, counter is located in the CX/ECX/RCX register. For detailed description, read more about MOVSx (11.5.6) and STOSx (11.5.6) instructions.

Instructions prefixed by REP are sensitive to DF flag, which is used to set direction.

**REPE/REPNE** (AKA REPZ/REPNZ) used with CMPSx and SCASx: execute the last instruction in loop, count is set in the CX/ECX/RCX register. It will terminate prematurely if ZF is 0 (REPE) or if ZF is 1 (REPNE).

For detailed description, read more about CMPSx (11.5.6) and SCASx (11.5.6) instructions.

Instructions prefixed by REPE/REPNE are sensitive to DF flag, which is used to set direction.

## Most frequently used instructions

These can be memorized in the first place.

**ADC** (add with carry) add values, increment result if CF flag is set. often used for addition of large values, for example, to add two 64-bit values in 32-bit environment using two ADD and ADC instructions, for example:

```
; work with 64-bit values: add val1 to val2.
; .lo mean lowest 32 bits, .hi means highest.
ADD val1.lo, val2.lo
ADC val1.hi, val2.hi ; use CF set or cleared at the previous instruction
```

One more example: 1.19.

ADD add two values

AND logical "and"

CALL call another function: PUSH address\_after\_CALL\_instruction; JMP label

CMP compare values and set flags, the same as SUB but no results writing

**DEC** decrement. CF flag is not touched.

**IMUL** signed multiply

**INC** increment. CF flag is not touched.

JCXZ, JECXZ, JRCXZ (M) jump if CX/ECX/RCX=0

JMP jump to another address

Jcc (where cc—condition code)

A lot of instructions has synonyms (denoted with AKA), this was done for convenience. Synonymous instructions are translating into the same opcode.

JAE AKA JNC: jump if above or equal (unsigned): CF=0

JA AKA JNBE: jump if greater (unsigned): CF=0 and ZF=0

JBE jump if lesser or equal (unsigned): CF=1 or ZF=1

JB AKA JC: jump if below (unsigned): CF=1

JC AKA JB: jump if CF=1

JE AKA JZ: jump if equal or zero: ZF=1

JGE jump if greater or equal (signed): SF=OF

JG jump if greater (signed): ZF=0 and SF=OF

**JLE** jump if lesser or equal (signed): ZF=1 or SF $\neq$ OF

**JL** jump if lesser (signed): SF≠OF

JNAE AKA JC: jump if not above or equal (unsigned) CF=1

JNA jump if not above (unsigned) CF=1 and ZF=1

JNBE jump if not below or equal (unsigned): CF=0 and ZF=0

JNB AKA JNC: jump if not below (unsigned): CF=0

**JNC** AKA JAE: jump CF=0 synonymous to JNB.

JNE AKA JNZ: jump if not equal or not zero: ZF=0

**JNGE** jump if not greater or equal (signed): SF≠OF

**JNG** jump if not greater (signed): ZF=1 or SF≠OF

JNLE jump if not lesser (signed): ZF=0 and SF=OF

JNL jump if not lesser (signed): SF=OF

JNO jump if not overflow: OF=0

JNS jump if SF flag is cleared

JNZ AKA JNE: jump if not equal or not zero: ZF=0

**JO** jump if overflow: OF=1

JPO jump if PF flag is cleared

JP AKA JPE: jump if PF flag is set

JS jump if SF flag is set

JZ AKA JE: jump if equal or zero: ZF=1

## LAHF copy some flag bits to AH

**LEAVE** equivalent of the MOV ESP, EBP and POP EBP instruction pair—in other words, this instruction sets the stack pointer (ESP) back and restores the EBP register to its initial state.

## **LEA** (Load Effective Address) form address

This instruction was intended not for values summing and multiplication but for address forming, e.g., for forming address of array element by adding array address, element index, with multiplication of element size<sup>5</sup>.

So, the difference between MOV and LEA is that MOV forms memory address and loads value from memory or stores it there, but LEA just forms an address.

But nevertheless, it is can be used for any other calculations.

LEA is convenient because the computations performing by it is not alter CPU flags.

```
int f(int a, int b)
{
    return a*8+b;
};
```

## Listing 11.1: MSVC 2010 /Ox

Intel C++ uses LEA even more:

```
int f1(int a)
{
         return a*13;
};
```

## Listing 11.2: Intel C++ 2011

```
_f1 PROC NEAR
mov ecx, DWORD PTR [4+esp] ; ecx = a
lea edx, DWORD PTR [ecx+ecx*8] ; edx = a*9
lea eax, DWORD PTR [edx+ecx*4] ; eax = a*9 + a*4 = a*13
ret
```

<sup>&</sup>lt;sup>5</sup>See also: http://en.wikipedia.org/wiki/Addressing\_mode

These two instructions instead of one IMUL will perform faster.

**MOVSB/MOVSD/MOVSQ** copy byte/ 16-bit word/ 32-bit word/ 64-bit word address of which is in the SI/ESI/RSI into the place address of which is in the DI/EDI/RDI.

Together with REP prefix, it will repeated in loop, count is stored in the CX/ECX/RCX register: it works like memcpy() in C. If block size is known to compiler on compile stage, memcpy() is often inlined into short code fragment using REP MOVSx, sometimes even as several instructions.

memcpy(EDI, ESI, 15) equivalent is:

```
; copy 15 bytes from ESI to EDI
CLD ; set direction to "forward"
MOV ECX, 3
REP MOVSD ; copy 12 bytes
MOVSW ; copy 2 more bytes
MOVSB ; copy remaining byte
```

(Supposedly, it will work faster then copying 15 bytes using just one REP MOVSB).

**MOVSX** load with sign extension see also: (1.11.1)

**MOVZX** load and clear all the rest bits see also: (1.11.1)

**MOV** load value. this instruction was named awry resulting confusion (data are not moved), in other architectures the same instructions is usually named "LOAD" or something like that.

One important thing: if to set low 16-bit part of 32-bit register in 32-bit mode, high 16 bits will remain as they were. But if to modify low 32-bit of register in 64-bit mode, high 32 bits of registers will be cleared.

Supposedly, it was done for x86-64 code porting simplification.

**MUL** unsigned multiply

**NEG** negation: op = -op

NOP NOP. Opcode is 0x90, so it is in fact mean XCHG EAX, EAX idle instruction. This means, x86 do not have dedicated NOP instruction (as in many RISC). More examples of such operations: (3.2)

**NOT** op1:  $op1 = \neg op1$ . logical inversion

**OR** logical "or"

**POP** get value from the stack: value=SS: [ESP]; ESP=ESP+4 (or 8)

**PUSH** push value to stack: ESP=ESP-4 (or 8); SS: [ESP]=value

**RET**: return from subroutine: POP tmp; JMP tmp. In fact, RET is a assembly language macro, in Windows and \*NIX environment is translating into RETN ("return near") or, in MS-DOS times, where memory was addressed differently (7.1.3) into RETF ("return far").

**SAHF** copy bits from AH to flags, see also: 1.13.3

**SBB** (*subtraction with borrow*) subtract values, decrement result if CF flag is set. often used for subtraction of large values, for example, to subtract two 64-bit values in 32-bit environment using two SUB and SBB instructions, for example:

```
; work with 64-bit values: subtract val2 from val1.
; .lo mean lowest 32 bits, .hi means highest.
SUB val1.lo, val2.lo
SBB val1.hi, val2.hi ; use CF set or cleared at the previous instruction
```

One more example: 1.19.

**SCASB/SCASW/SCASD/SCASQ** (M) compare byte/ 16-bit word/ 32-bit word/ 64-bit word stored in the AX/EAX/RAX with a variable address of which is in the DI/EDI/RDI. Set flags as CMP does.

This instruction is often used with REPNE prefix: continue to scan a buffer until a special value stored in AX/EAX/RAX is found. Hence "NE" in REPNE: continue to scan if compared values are not equal and stop when equal.


It is often used as strlen() C standard function, to determine ASCIIZ string length:

Example:


```
lea
        edi, string
        ecx, OFFFFFFFh; scan 2^32-1 bytes, i.e., almost "infinitely"
mov
                        ; 0 is the terminator
xor
repne scasb
        edi, OFFFFFFFh ; correct it
; now EDI points to the last character of the ASCIIZ string.
; let's determine string length
; current ECX = -1-strlen
not
        ecx
dec
        ecx
; now ECX contain string length
```

If to use different AX/EAX/RAX value, the function will act as memchr() standard C function, i.e., it will find specific byte.

#### SHL shift value left



## **SHR** shift value right:



**SHRD** op1, op2, op3: shift value in op2 right by op3 bits, taking bits from op1.

Example: 1.19.

**STOSB/STOSW/STOSD/STOSQ** store byte/ 16-bit word/ 32-bit word/ 64-bit word from AX/EAX/RAX into the place address of which is in the DI/EDI/RDI.

Together with REP prefix, it will repeated in loop, count is stored in the CX/ECX/RCX register: it works like memset() in C. If block size is known to compiler on compile stage, memset() is often inlined into short code fragment using REP MOVSx, sometimes even as several instructions.

memset(EDI, 0xAA, 15) equivalent is:

```
; store 15 OxAA bytes to EDI
CLD ; set direction to "forward"
MOV EAX, OAAAAAAAA
MOV ECX, 3
REP STOSD ; write 12 bytes
STOSW ; write 2 more bytes
STOSB ; write remaining byte
```

(Supposedly, it will work faster then storing 15 bytes using just one REP STOSB).

**SUB** subtract values. frequently occurred pattern SUB reg, reg meaning write 0 to reg.

**TEST** same as AND but without results saving, see also: 1.15

**XCHG** exchange values in operands

**XOR** op1, op2: XOR<sup>6</sup> values.  $op1 = op1 \oplus op2$ . frequently occurred pattern XOR reg, reg meaning write 0 to reg.

<sup>&</sup>lt;sup>6</sup>eXclusive OR

## Less frequently used instructions

BSF bit scan forward, see also: 1.20.2

**BSR** bit scan reverse

**BSWAP** (byte swap), change value endianness.

BTC bit test and complement

BTR bit test and reset

**BTS** bit test and set

**BT** bit test

## CBW/CWD/CWDE/CDQ/CDQE Sign-extend value:

CBW: convert byte in AL to word in AX

**CWD**: convert word in AX to doubleword in DX:AX **CWDE**: convert word in AX to doubleword in EAX

**CDQ**: convert doubleword in EAX to quadword in EDX:EAX **CDQE** (x64): convert doubleword in EAX to quadword in RAX

These instructions consider value's sign, extending it to high part of newly constructed value. See also: 1.19.4.

CLD clear DF flag.

**CLI** (M) clear IF flag

CMC (M) toggle CF flag

**CMOVcc** conditional MOV: load if condition is true The condition codes are the same as in Jcc instructions (11.5.6).

**CMPSB/CMPSW/CMPSQ** (M) compare byte/ 16-bit word/ 32-bit word/ 64-bit word from the place address of which is in the SI/ESI/RSI with a variable address of which is in the DI/EDI/RDI. Set flags as CMP does.

Together with REP prefix, it will repeated in loop, count is stored in the CX/ECX/RCX register, the process will be running util ZF flag is zero (e.g., until compared values are equal to each other, hence "E" in REPE).

It works like memcmp() in C.

Example from Windows NT kernel (WRK v1.2):

Listing 11.3: base\ntos\rtl\i386\movemem.asm

```
; ULONG
; RtlCompareMemory (
     IN PVOID Source1,
     IN PVOID Source2,
     IN ULONG Length
; Routine Description:
     This function compares two blocks of memory and returns the number
     of bytes that compared equal.
; Arguments:
     Source1 (esp+4) - Supplies a pointer to the first block of memory to
;
        compare.
     Source2 (esp+8) - Supplies a pointer to the second block of memory to
        compare.
;
     Length (esp+12) - Supplies the Length, in bytes, of the memory to be
        compared.
```

```
; Return Value:
     The number of bytes that compared equal is returned as the function
     value. If all bytes compared equal, then the length of the original
     block of memory is returned.
RcmSource1
                        [esp+12]
                equ
RcmSource2
                        [esp+16]
                equ
RcmLength
                        [esp+20]
                equ
CODE_ALIGNMENT
cPublicProc _RtlCompareMemory,3
cPublicFpo 3,0
        push
                esi
                                        ; save registers
                edi
        push
        cld
                                        ; clear direction
        mov
                esi,RcmSource1
                                        ; (esi) -> first block to compare
        mov
                edi,RcmSource2
                                        ; (edi) -> second block to compare
   Compare dwords, if any.
                                       ; (ecx) = length in bytes
                ecx, RcmLength
rcm10: mov
        shr
                ecx,2
                                       ; (ecx) = length in dwords
                rcm20
                                       ; no dwords, try bytes
        jz
                                       ; compare dwords
                cmpsd
        repe
        jnz
                rcm40
                                        ; mismatch, go find byte
   Compare residual bytes, if any.
                                        ; (ecx) = length in bytes
rcm20: mov
                ecx, RcmLength
        and
                ecx,3
                                        ; (ecx) = length mod 4
                rcm30
                                        ; 0 odd bytes, go do dwords
        jz
                cmpsb
                                        ; compare odd bytes
        repe
                                        ; mismatch, go report how far we got
                rcm50
        jnz
   All bytes in the block match.
rcm30: mov
                eax, RcmLength
                                        ; set number of matching bytes
                                        ; restore registers
                edi
        pop
                esi
        pop
        stdRET _RtlCompareMemory
   When we come to rcm40, esi (and edi) points to the dword after the
   one which caused the mismatch. Back up 1 dword and find the byte.
   Since we know the dword didn't match, we can assume one byte won't.
rcm40: sub
                esi,4
                                        ; back up
                                        ; back up
        sub
                edi,4
                ecx,5
                                        ; ensure that ecx doesn't count out
        mov
```

```
cmpsb
                                         ; find mismatch byte
        repe
   When we come to rcm50, esi points to the byte after the one that
    did not match, which is TWO after the last byte that did match.
rcm50:
                                         ; back up
       dec
                esi
                esi,RcmSource1
                                         ; compute bytes that matched
        sub
        mov
                eax,esi
                edi
        pop
                                         ; restore registers
        pop
                esi
        stdRET
                _RtlCompareMemory
stdENDP _RtlCompareMemory
```

N.B.: this function uses 32-bit words comparison (CMPSD) if block size is multiple of 4, or per-byte comparison (CMPSB) otherwise.

**CPUID** get information about CPU features. see also: (1.16.6).

**DIV** unsigned division

**IDIV** signed division

INT (M): INT x is analogous to PUSHF; CALL dword ptr [x\*4] in 16-bit environment. It was widely used in MS-DOS, functioning as syscalls. Registers AX/BX/CX/DX/SI/DI were filled by arguments and jump to the address in the Interrupt Vector Table (located at the address space beginning) will be occurred. It was popular because INT has short opcode (2 bytes) and the program which needs some MS-DOS services is not bothering by determining service's entry point address. Interrupt handler return control flow to called using IRET instruction.

Most busy MS-DOS interrupt number was 0x21, serving a huge amount of its API. Refer to [4] for the most comprehensive interrupt lists and other MS-DOS information.

In post-MS-DOS era, this instruction was still used as syscall both in Linux and Windows (5.3), but later replaced by SYSENTER or SYSCALL instruction.

INT 3 (M): this instruction is somewhat standing aside of INT, it has its own 1-byte opcode (0xCC), and actively used while debugging. Often, debuggers just write 0xCC byte at the address of breakpoint to be set, and when exception is raised, original byte will be restored and original instruction at this address will be re-executed. As of Windows NT, an EXCEPTION\_BREAKP exception will be raised when CPU executes this instruction. This debugging event may be intercepted and handled by a host debugger, if loaded. If it is not loaded, Windows will offer to run one of the registered in the system debuggers. If MSVS<sup>7</sup> is installed, its debugger may be loaded and connected to the process. In order to protect from reverse engineering, a lot of anti-debugging methods are checking integrity of the code loaded.

MSVC has compiler intrinsic for the instruction: \_\_debugbreak()8.

There are also a win32 function in kernel32.dll named DebugBreak()<sup>9</sup>, which also executes INT 3.

**IN** (M) input data from port. The instruction is usually can be seen in OS drivers or in old MS-DOS code, for example (7.1.3).

**IRET**: was used in MS-DOS environment for returning from interrupt handler after it was called by INT instruction. Equivalent to POP tmp; POPF; JMP tmp.

**LOOP** (M) decrement CX/ECX/RCX, jump if it is still not zero.

**OUT** (M) output data to port. The instruction is usually can be seen in OS drivers or in old MS-DOS code, for example (7.1.3).

**POPA** (M) restores values of (R|E)DI, (R|E)SI, (R|E)BP, (R|E)BX, (R|E)DX, (R|E)CX, (R|E)AX registers from stack.

**POPCNT** population count. counts number of 1 bits in value. AKA "hamming weight". AKA "NSA instruction" because of rumors:

<sup>&</sup>lt;sup>7</sup>Microsoft Visual Studio

<sup>8</sup>http://msdn.microsoft.com/en-us/library/f408b4et.aspx

<sup>9</sup>http://msdn.microsoft.com/en-us/library/windows/desktop/ms679297(v=vs.85).aspx

This branch of cryptography is fast-paced and very politically charged. Most designs are secret; a majority of military encryptions systems in use today are based on LFSRs. In fact, most Cray computers (Cray 1, Cray X-MP, Cray Y-MP) have a rather curious instruction generally known as "population count." It counts the 1 bits in a register and can be used both to efficiently calculate the Hamming distance between two binary words and to implement a vectorized version of a LFSR. I've heard this called the canonical NSA instruction, demanded by almost all computer contracts.


[26]

**POPF** restore flags from stack (AKA EFLAGS register)


**PUSHA** (M) pushes values of (R|E)AX, (R|E)CX, (R|E)DX, (R|E)BX, (R|E)BP, (R|E)SI, (R|E)DI registers to the stack.

**PUSHF** push flags (AKA EFLAGS register)

**RCL** (M) rotate left via CF flag:




RCR (M) rotate right via CF flag:




ROL/ROR (M) cyclic shift

**ROL**: rotate left:



ROR: rotate right:




Despite the fact that almost all CPUs has these instructions, there are no corresponding operations in the C/C++, so the compilers of these PLs are usually not generating these instructions.

For programmer's convenience, at least MSVC has pseudofunctions (compiler intrinsics)  $\_rotl()$  and  $\_rotr()^{10}$ , which are translated by compiler directly to these instructions.

SAL Arithmetic shift left, synonymous to SHL

SAR Arithmetic shift right

<sup>10</sup>http://msdn.microsoft.com/en-us/library/5cc576c4.aspx



Hence, sign bit is always stayed at the place of MSB<sup>11</sup>.

**SETcc** op: load 1 to op (byte only) if condition is true or zero otherwise. The condition codes are the same as in Jcc instructions (11.5.6).

STC (M) set CF flag

STD (M) set DF flag

STI (M) set IF flag

SYSCALL (AMD) call syscall (5.3)

SYSENTER (Intel) call syscall (5.3)

**UD2** (M) undefined instruction, raises exception. used for testing.

## **FPU instructions**

-R in mnemonic usually means that operands are reversed, -P means that one element is popped from the stack after instruction execution, -PP means that two elements are popped.

-P instructions are often useful when we do not need a value in the FPU stack to be present anymore.

FABS replace value in ST(0) by absolute value in ST(0)

FADD op: ST(0)=op+ST(0)

**FADD** ST(0), ST(i): ST(0)=ST(0)+ST(i)

**FADDP** ST(1)=ST(0)+ST(1); pop one element from the stack, i.e., summed values in the stack are replaced by sum

FCHS : ST(0) = -ST(0)

FCOM compare ST(0) with ST(1)

FCOM op: compare ST(0) with op

**FCOMP** compare ST(0) with ST(1); pop one element from the stack

**FCOMPP** compare ST(0) with ST(1); pop two elements from the stack

**FDIVR** op: ST(0)=op/ST(0)

FDIVR ST(i), ST(j): ST(i)=ST(j)/ST(i)

**FDIVRP** op: ST(0)=op/ST(0); pop one element from the stack

**FDIVRP** ST(i), ST(j): ST(i)=ST(j)/ST(i); pop one element from the stack

**FDIV** op: ST(0)=ST(0)/op

FDIV ST(i), ST(j): ST(i)=ST(i)/ST(j)

**FDIVP** ST(1)=ST(0)/ST(1); pop one element from the stack, i.e., dividend and divisor values in the stack are replaced by quotient

**FILD** op: convert integer and push it to the stack.

**FIST** op: convert ST(0) to integer op

**FISTP** op: convert ST(0) to integer op; pop one element from the stack

FLD1 push 1 to stack

<sup>&</sup>lt;sup>11</sup>Most significant bit/byte

11.6. ARM APPENDIX

**FLDCW** op: load FPU control word (11.5.3) from 16-bit op.

FLDZ push zero to stack

**FLD** op: push op to the stack.

**FMUL** op: ST(0)=ST(0)\*op

**FMUL** ST(i), ST(j): ST(i)=ST(i)\*ST(j)

**FMULP** op: ST(0)=ST(0)\*op; pop one element from the stack

**FMULP** ST(i), ST(j): ST(i)=ST(i)\*ST(j); pop one element from the stack

**FSINCOS**: tmp=ST(0); ST(1)=sin(tmp); ST(0)=cos(tmp)

**FSQRT** :  $ST(0) = \sqrt{ST(0)}$ 

**FSTCW** op: store FPU control word (11.5.3) into 16-bit op after checking for pending exceptions.

**FNSTCW** op: store FPU control word (11.5.3) into 16-bit op.

FSTSW op: store FPU status word (11.5.3) into 16-bit op after checking for pending exceptions.

**FNSTSW** op: store FPU status word (11.5.3) into 16-bit op.

FST op: copy ST(0) to op

**FSTP** op: copy ST(0) to op; pop one element from the stack

FSUBR op: ST(0)=op-ST(0)

**FSUBR** ST(0), ST(i): ST(0)=ST(i)-ST(0)

**FSUBRP** ST(1)=ST(0)-ST(1); pop one element from the stack, i.e., summed values in the stack are replaced by difference

**FSUB** op: ST(0)=ST(0)-op

**FSUB** ST(0), ST(i): ST(0)=ST(0)-ST(i)

**FSUBP** ST(1)=ST(1)-ST(0); pop one element from the stack, i.e., summed values in the stack are replaced by difference

**FUCOM** ST(i): compare ST(0) and ST(i)

**FUCOM**: compare ST(0) and ST(1)

**FUCOMP**: compare ST(0) and ST(1); pop one element from stack.

**FUCOMPP**: compare ST(0) and ST(1); pop two elements from stack.

The instructions performs just like FCOM, but exception is raised only if one of operands is SNaN, while QNaN numbers are processed smoothly.

**FXCH** ST(i) exchange values in ST(0) and ST(i)

**FXCH** exchange values in ST(0) and ST(1)

#### **SIMD instructions**

## 11.6 ARM

## 11.6.1 General purpose registers

- R0 function result is usually returned using R0
- R1
- R2
- R3
- R4

11.6. ARM APPENDIX

- R5
- R6
- R7
- R8
- R9
- R10
- R11
- R12
- R13 AKA SP (stack pointer)
- R14 AKA LR (link register)
- R15 AKA PC (program counter)

R0-R3 are also called "scratch registers": function arguments are usually passed in them, and values in them are not necessary to restore upon function exit.

## 11.6.2 Current Program Status Register (CPSR)

Bit	Description
04	M — processor mode
5	T — Thumb state
6	F — FIQ disable
7	I — IRQ disable
8	A — imprecise data abort disable
9	E — data endianness
1015, 25, 26	IT — if-then state
1619	GE — greater-than-or-equal-to
2023	DNM — do not modify
24	J — Java state
27	Q — sticky overflow
28	V — overflow
29	C — carry/borrow/extend
30	Z — zero bit
31	N — negative/less than

## 11.6.3 VFP (floating point) and NEON registers

031 <sup>bits</sup>	3264	6596	97127
Q0 <sup>128 bits</sup>			
D0 <sup>64 bits</sup>		D1	
S0 <sup>32 bits</sup>	S1	S2	S3

S-registers are 32-bit ones, used for single precision numbers storage.

D-registers are 64-bit ones, used for double precision numbers storage.

D- and S-registers share the same physical space in CPU—it is possible to access D-register via S-registers (it is senseless though).

Likewise, NEON Q-registers are 128-bit ones and share the same physical space in CPU with other floating point registers. In VFP 32 S-registers are present: S0..S31.

In VFPv2 there are 16 D-registers added, which are, in fact, occupy the same space as S0..S31.

In VFPv3 (NEON or "Advanced SIMD") there are 16 more D-registers added, resulting D0..D31, but D16..D31 registers are not sharing a space with other S-registers.

In NEON or "Advanced SIMD" there are also 16 128-bit Q-registers added, which share the same space as D0..D31.

## 11.7 Some GCC library functions

name	meaning
divdi3	signed division
moddi3	getting remainder (modulo) of signed division
udivdi3	unsigned division
umoddi3	getting remainder (modulo) of unsigned division

## 11.8 Some MSVC library functions

11 in function name mean "long long", e.g., 64-bit data type.

name	meaning
alldiv	signed division
allmul	multiplication
allrem	remainder of signed division
allshl	shift left
allshr	signed shift right
aulldiv	unsigned division
aullrem	remainder of unsigned division
aullshr	unsigned shift right

Multiplication and shift left procedures are the same for both signed and unsigned numbers, hence only one function for each operation here.

The source code of these function can be founded in the installed MSVS, in VC/crt/src/intel/\*.asm.

# **Acronyms used**

OS Operating Systemvi
FAQ Frequently Asked Questions
OOP Object-Oriented Programming
PL Programming language
PRNG Pseudorandom number generator
RA Return Address
PE Portable Executable: 5.1.1
SP Stack Pointer
DLL Dynamic-link library
PC Program Counter
LR Link Register
IDA Interactive Disassembler
IAT Import Address Table
RVA Relative Virtual Address
VA Virtual Address
OEP Original Entry Point249
MSVC Microsoft Visual C++
MSVS Microsoft Visual Studio
ASLR Address Space Lavout Randomization

MFC Microsoft Foundation Classes	
TLS Thread Local Storage	vii
AKA Also Known As	
CRT C runtime library: sec:CRT	. 2
CPU Central processing unit	vii
FPU Floating-point unit	56
CISC Complex instruction set computing	. 6
RISC Reduced instruction set computing	. 6
<b>GUI</b> Graphical user interface	50
RTTI Run-time type information	83
BSS Block Started by Symbol	50
SIMD Single instruction, multiple data	32
<b>BSOD</b> Black Screen of Death	:58
<b>DBMS</b> Database management systems	vii
ISA Instruction Set Architecture	vii
CGI Common Gateway Interface	09
<b>HPC</b> High-Performance Computing	44
SOC System on Chip	. 4
SEH Structured Exception Handling: 5.5	. 12
<b>ELF</b> Executable file format widely used in *NIX system including Linux	vii
TIB Thread Information Block	77
TEA Tiny Encryption Algorithm	112
PIC Position Independent Code: 3.5	vii

NAN	Not a Number
NOP	No OPeration
BEQ	(PowerPC, ARM) Branch if Equal24
BNE	(PowerPC, ARM) Branch if Not Equal
BLR	(PowerPC) Branch to Link Register
XOR	eXclusive OR
мси	Microcontroller unit
RAM	Random-access memory22
ROM	Read-only memory
EGA	Enhanced Graphics Adapter
VGA	Video Graphics Array
API /	Application programming interface
ASCI	Z ASCII Zero (null-terminated ASCII string)
IA64	Intel Architecture 64 (Itanium): 3.8
EPIC	Explicitly parallel instruction computing
OOE	Out-of-order execution
MSD	M Microsoft Developer Networkviii
MSB	Most significant bit/byte
STL	(C++) Standard Template Library: 2.4
POD <sup>-</sup>	「 (C++) Plain Old Data Type
HDD	Hard disk drive
VM \	/irtual Memory
WRK	Windows Research Kernel
GPR	General Purpose Registers

## **Bibliography**

- [1] AMD. AMD64 Architecture Programmer's Manual. 2013. Also available as http://developer.amd.com/resources/documentation-articles/developer-guides-manuals/.
- [2] Apple. <u>iOS ABI Function Call Guide</u>. 2010. Also available as http://developer.apple.com/library/ios/documentation/Xcode/Conceptual/iPhoneOSABIReference/iPhoneOSABIReference.pdf.
- [3] blexim. Basic integer overflows. <a href="http://yurichev.com/mirrors/phrack/p60-0x0a.txt"><u>Phrack, 2002. Also available as http://yurichev.com/mirrors/phrack/p60-0x0a.txt.</u></a>
- [4] Ralf Brown. The x86 interrupt list. Also available as http://www.cs.cmu.edu/~ralf/files.html.
- [5] Mike Burrell. Writing effcient itanium 2 assembly code. Also available as http://yurichev.com/mirrors/RE/itanium.pdf.
- [6] Marshall Cline. C++ faq. Also available as http://www.parashift.com/c++-faq-lite/index.html.
- [7] Thomas H. Cormen, Charles E. Leiserson, Ronald L. Rivest, and Clifford Stein. <u>Introduction to Algorithms, Third Edition</u>. The MIT Press, 3rd edition, 2009.
- [8] Agner Fog. The microarchitecture of Intel, AMD and VIA CPUs / An optimization guide for assembly programmers and compiler makers. 2013. http://agner.org/optimize/microarchitecture.pdf.
- [9] Agner Fog. Optimizing software in C++: An optimization guide for Windows, Linux and Mac platforms. 2013. http://agner.org/optimize/optimizing\_cpp.pdf.
- [10] http://www.cl.cam.ac.uk/sd601/papers/mov.pdf. mov is turing-complete. 2013. Also available as http://www.cl.cam.ac.uk/~sd601/papers/mov.pdf.
- [11] IBM. PowerPC(tm) Microprocessor Family: The Programming Environments for 32-Bit Microprocessors. 2000. Also available as http://yurichev.com/mirrors/PowerPC/6xx\_pem.pdf.
- [12] Intel. Intel® 64 and IA-32 Architectures Software Developer's Manual Combined Volumes:1, 2A, 2B, 2C, 3A, 3B, and 3C. 2013. Also available as http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-manual-325462.pdf.
- [13] ISO. ISO/IEC 9899:TC3 (C C99 standard). 2007. Also available as http://www.open-std.org/jtc1/sc22/WG14/www/docs/n1256.pdf.
- [14] ISO. ISO/IEC 14882:2011 (C++ 11 standard). 2013. Also available as http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2013/n3690.pdf.
- [15] Brian W. Kernighan. The C Programming Language. Prentice Hall Professional Technical Reference, 2nd edition, 1988.
- [16] Donald E. Knuth. The Art of Computer Programming Volumes 1-3 Boxed Set. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA, 2nd edition, 1998.
- [17] Eugene Loh. The ideal hpc programming language. Queue, 8(6):30:30-30:38, June 2010.
- [18] Advanced RISC Machines Ltd. <u>The ARM Cookbook</u>. 1994. Also available as http://yurichev.com/ref/ARM% 20Cookbook%20(1994).
- [19] Aleph One. Smashing the stack for fun and profit. <a href="Phrack">Phrack</a>, 1996. Also available as <a href="http://yurichev.com/mirrors/phrack/p49-0x0e.txt">http://yurichev.com/mirrors/phrack/p49-0x0e.txt</a>.
- [20] Matt Pietrek. A crash course on the depths of win32<sup>TM</sup> structured exception handling. MSDN magazine.
- [21] Matt Pietrek. An in-depth look into the win32 portable executable file format. MSDN magazine, 2002.

BIBLIOGRAPHY BIBLIOGRAPHY

[22] Eric S. Raymond. The Art of UNIX Programming. Pearson Education, 2003. Also available as http://catb.org/esr/writings/taoup/html/.

- [23] Dennis M. Ritchie. Where did ++ come from? (net.lang.c). http://yurichev.com/mirrors/C/c\_dmr\_postincrement.txt, 1986. [Online; accessed 2013].
- [24] Dennis M. Ritchie. The development of the c language. <u>SIGPLAN Not.</u>, 28(3):201–208, March 1993. Also available as <a href="http://yurichev.com/mirrors/C/dmr-The%20Development%20of%20the%20C%20Language-1993.pdf">http://yurichev.com/mirrors/C/dmr-The%20Development%20of%20the%20C%20Language-1993.pdf</a>.
- [25] Mark E. Russinovich and David A. Solomon with Alex Ionescu. Windows® Internals: Including Windows Server 2008 and Windows Vista, Fifth Edition. 2009.
- [26] Bruce Schneier. Applied Cryptography: Protocols, Algorithms, and Source Code in C. 1994.
- [27] Igor Skochinsky. Compiler internals: Exceptions and rtti, 2012. Also available as http://yurichev.com/mirrors/RE/Recon-2012-Skochinsky-Compiler-Internals.pdf.
- [28] SunSoft Steve Zucker and IBM Kari Karhi. SYSTEM V APPLICATION BINARY INTERFACE: PowerPC Processor Supplement. 1995. Also available as http://yurichev.com/mirrors/PowerPC/elfspec\_ppc.pdf.
- [29] trew. Introduction to reverse engineering win32 applications. <u>uninformed</u>. Also available as http://yurichev.com/mirrors/RE/uninformed\_v1a7.pdf.
- [30] Henry S. Warren. Hacker's Delight. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA, 2002.
- [31] Dennis Yurichev. Finding unknown algorithm using only input/output pairs and z3 smt solver. 2012. Also available as <a href="http://yurichev.com/writings/z3\_rockey.pdf">http://yurichev.com/writings/z3\_rockey.pdf</a>.
- [32] Dennis Yurichev. <u>C/C++ programming language notes</u>. 2013. Also available as <a href="http://yurichev.com/writings/C-notes-en.pdf">http://yurichev.com/writings/C-notes-en.pdf</a>.

## **Glossary**

**decrement** Decrease by 1. 5, 43, 50, 52, 248, 333, 423, 425, 429 **increment** Increase by 1. 6, 43, 50–52, 310, 330, 423 **product** Multiplication result. 126

**stack pointer** A register pointing to the place in the stack. SP/ESP/RSP in x86. 2, 3, 6, 8, 10, 13–15, 20, 26, 171, 224, 225, 418, 424, 433

**tail call** It is when compiler (or interpreter) transforms recursion (with which it is possible: *tail recursion*) into iteration for efficiency: http://en.wikipedia.org/wiki/Tail\_call. 221

quotient Division result. 91

anti-pattern Generally considered as bad practice. 9

**atomic operation** " $\alpha \tau o \mu o \varsigma$ " mean "indivisible" in Greek, so atomic operation is what guaranteed not to be broke up during operation by other threads. 259, 374

**basic block** a group of instructions not having jump/branch instructions, and also not having jumps inside block from the outside. In IDA it looks just like as a list of instructions without breaking empty lines . 236, 237

callee A function being called by another. 10, 23, 24, 36, 135, 171, 221, 224, 225, 227, 228

**caller** A function calling another. 2, 23–25, 28, 36, 135, 142, 171, 224, 225

**compiler intrinsic** A function specific to a compiler which is not usual library function. Compiler generate a specific machine code instead of call to it. It is often a pseudofunction for specific CPU instruction. Read more: (8.2). 429

debuggee A program being debugged. 74

**dongle** Dongle is a small piece of hardware connected to LPT printer port (in past) or to USB. Its function was akin to security token, it has some memory and, sometimes, secret (crypto-)hashing algorithm.. 287

endianness Byte order: 8.1. 7, 427

**heap** usually, a big chunk of memory provided by OS so that applications can divide it by themselves as they wish. malloc()/free() works with heap.. 8, 10, 97, 186, 188, 189, 202, 204, 249, 257

kernel mode A restrictions-free CPU mode in which it executes OS kernel and drivers. cf. user mode.. 441

**keygenme** A program which imitates fictional software protection, for which one needs to make a keys/licenses generator.

leaf function A function which is not calling any other function. 9

**link register** (RISC) A register where return address is usually stored. This makes calling leaf functions without stack usage, i.e., faster.. 9, 288, 433

**loop unwinding** It is when a compiler instead of generation loop code of n iteration, generates just n copies of the loop body, in order to get rid of loop maintenance instructions. 45

**name mangling** used at least in C++, where compiler need to encode name of class, method and argument types in the one string, which will become internal name of the function. read more here: 2.1.1. 169, 238, 239

Glossary Glossary

NaN not a number: special cases of floating point numbers, usually signaling about errors . 65, 236

**NEON** AKA "Advanced SIMD"—SIMD from ARM. 433

NOP "no operation", idle instruction. 248

**POKE** BASIC language instruction writing byte on specific address. 248

register allocator Compiler's function assigning local variables to CPU registers. 49, 85, 135

reverse engineering act of understanding, how the thing works, sometimes, in order to clone it. vii, viii, 429

security cookie A random value, different at each execution. Read more about it: 1.14.3. 275

thunk function Tiny function with a single role: call another function.. 8, 119, 288, 298

user mode A restricted CPU mode in which it executes all applied software code. cf. kernel mode.. 304, 440

**Windows NT** Windows NT, 2000, XP, Vista, 7, 8. 133, 250, 259, 429

xoring often used in English language, meaning applying XOR operation. 275, 301

# Index

.NET, 254	STL
AT&T syntax, 4, 12	std::forward_list, 202
Buffer Overflow, 72, 275	std::list, 192
C language elements	std::map, 210
Pointers, 18, 20, 29, 116, 135	std::set, 210
Post-decrement, 52	std::string, 185
Post-increment, 52	std::vector, 202
Pre-decrement, 52	grep usage, 67, 238, 244, 247, 352
Pre-increment, 52	Intel syntax, 4, 5
C99, 28	position-independent code, 5, 229
bool, 82	RAM, 22
restrict, 142	ROM, 22
variable length arrays, 79	Recursion, 9, 221
const, 2, 22	Tail recursion, 221
for, 43, 94	Stack, 8, 24, 36
if, 30, 35	Syntactic Sugar, 35, 103
restrict, 142	iPod/iPhone/iPad, 4
return, 2, 23, 28	ii od/ii iiolic/ii ad, 4
	8080, 51
switch, 34–36	8086, 304
while, 48	80286, 304, 310
C standard library	80386, 310
alloca(), 10, 79	80380, 310
assert(), 242	Angry Birds, 67
atexit(), 191	ARM, 51, 159, 164, 287
atoi(), 410	ARM mode, 5
calloc(), 322	Instructions
close(), 232	ADD, 7, 32, 36, 46, 54, 92
longjmp(), 36	ADDAL, 32
malloc(), 98	ADDCC, 41
memchr(), 425	ADDS, 27, 36
memcmp(), 244, 427	
memcpy(), 4, 18, 425	ADR. 5, 33
memset(), 364, 426	ADRCT 33
open(), 232	ADRUL 33
qsort(), 116, 414	ADRNIE 36
rand(), 241, 308, 411	ADRNE, 36
read(), 232	ASRS, 54, 89
scanf(), 18	B, 14, 33, 34
srand(), 411	BCS, 34, 68
strcmp(), 232	BEQ, 24, 36
strcpy(), 4, 309	BGE, 34
strlen(), 48, 132, 425	BIC, 88
strstr(), 411	BL, 5, 6, 8, 33
tolower(), 328	BLE, 34
toupper(), 410	BLEQ, 33
Compiler's anomalies, 89, 370	BLGT, 33
C++, 354	BLHI, 33
C++11, 202, 231	BLS, 34
ostream, 183	BLT, 46
References, 184	BLX, 7
,	BNE, 34

DEX	
BX, 27, 42	Data processing instructions, 54
CMP, 24, 33, 36, 41, 46, 92	DCB, 6
IDIV, 53	hard float, 59
IT, 66, 79	if-then block, 66
LDMCSFD, 33	Leaf function, 9
LDMEA, 8	Optional operators
LDMED, 8	ASR, 54, 92
LDMFA, 8	LSL, 71, 82, 92
LDMFD, 6, 8, 33	LSR, 54, 92
LDMGEFD, 33	ROR, 92
LDR, 16, 20, 71	RRX, 92
· · ·	soft float, 59
LDR.W, 82	
LDRB, 107	ASLR, 249
LDRB.W, 52	AWK, 246
LDRSB, 51	BASIC
LSL, 92	
LSL.W, 92	POKE, 248
LSLS, 72	binary grep, 244, 286
MLA, 27	BIND.EXE, 253
MOV, 6, 54, 92	Bitcoin, 370
MOVT, 7, 54	Borland C++Builder, 239
MOVT.W, 7	Borland Delphi, 239
MOVW, 7	BSoD, 258
MULS, 27	BSS, 250
MVNS, 52	
ORR, 88	C11, 231
POP, 5, 6, 8, 9	Callbacks, 116
PUSH, 8, 9	Canary, 76
RSB, 82, 92	cdecl, 13, 224
SMMUL, 54	COFF, 296
STMEA, 8	column-major order, 80
	Compiler intrinsic, 11, 369
STMED, 8	CRC32, 92, 300
STMFA, 8, 17	CRT, 254, 271
STMFD, 5, 8	Cygwin, 239
STMIA, 15	cygwin, 242, 254, 286
STMIB, 17	3,8, = 1=, = 0 , = 00
STR, 15, 71	DES, 125, 135
SUB, 15, 82, 92	dlopen(), 232
SUBEQ, 52	dlsym(), 232
SXTB, 107	DosBox, 247
TEST, 49	double, 56, 228
TST, 86, 92	dtruss, 286
VADD, 59	41. 400, 200
VDIV, 59	ELF, 21
VLDR, 58	Error messages, 242
VMOV, 58, 66	<b>0</b> ,
VMOVGT, 66	fastcall, 84, 224
VMRS, 66	float, 56, 228
VMUL, 59	FORTRAN, 80, 142, 239
Registers	Function epilogue, 14, 16, 33, 107, 221, 246
APSR, 66	Function prologue, 3, 9, 15, 76, 221, 246
FPSCR, 66	Fused multiply-add, 27
Link Register, 5, 6, 9, 14, 43, 433	
R0, 27, 432	GCC, 239, 434
scratch registers, 51, 433	GDB, 75
	· , ·
Z, 24, 433	Hiew, 251, 254
thumb mode, 5, 34, 42	, ,
thumb-2 mode, 5, 42, 66, 67	IAT, 249
armel, 59	IDA
armhf, 59	var_?, 15, 20
Condition codes, 32	IEEE 754, 56, 114, 416
	, , ,

INDEX	
Inline code, 47, 88, 144, 174	syscall, 258
int 0x2e, 258	syscalls, 84, 286
int 0x80, 258	
Intel C++, 2, 126, 236, 370, 424	TCP/IP, 369
Itanium, 234	thiscall, 169, 171, 225
	ThumbTwoMode, 7
jumptable, 38, 42	TLS, 77, 231, 250, 254, 419
	Callbacks, 254
Keil, 4	,
kernel panic, 258	Unrolled loop, 47, 79
kernel space, 258	uptime, 231
	user space, 258
LD_PRELOAD, 231	
Linux, 355	VA, 249
libc.so.6, 84, 119	
LLVM, 4	Watcom, 239
long double, 56	Win32, 310
Loop unwinding, 45	RaiseException(), 260
	SetUnhandledExceptionFilter(), 262
Mac OS Classic, 287	Windows
MacOSX, 286	GetProcAddress, 253
MD5, 243, 300	KERNEL32.DLL, 83
MFC, 252	LoadLibrary, 253
MIDI, 243	MSVCR80.DLL, 118
MinGW, 239	ntoskrnl.exe, 355
MIPS, 162, 164, 250, 287	Structured Exception Handling, 12, 260
MS-DOS, 77, 243, 247–249, 304, 416, 429	TIB, 77, 260, 419
DOS extenders, 310	Windows 2000, 250
MSVC, 434	Windows NT4, 250
	Windows Vista, 249
Name mangling, 169	Windows XP, 250, 254
0 0	Windows 3.x, 310
objdump, 230, 254	Windows API, 416
OEP, 249, 254	Wine, 268
opaque predicate, 166	Wolfram Mathematica, 55
OpenMP, 240, 370	Wolliam Mathematica, 33
OpenWatcom, 225, 239, 378, 379, 389	x86
Oracle RDBMS, 2, 125, 236, 242, 262, 355, 363, 364, 370	Instructions
Ordinal, 251	ADC, 121, 423
	ADD, 2, 13, 25, 423
Page (memory), 133	AND, 3, 83, 87, 89, 110, 423
PDB, 238, 251, 351	BSF, 134, 427
PDP-11, 52	BSR, 427
PowerPC, 287	BSWAP, 369, 427
	BT, 427
Raspberry Pi, 4, 59	
ReactOS, 268	BTC, 427
Register allocation, 135	BTR, 259, 427
Relocation, 8	BTS, 427
row-major order, 80	CALL, 2, 9, 253, 423
RTTI, 183	CBW, 427
RVA, 249	CDQ, 124, 427
	CDQE, 427
SAP, 238, 351	CLD, 427
SCO OpenServer, 295	CLI, 427
Scratch space, 226	CMC, 427
Security cookie, 76, 275	CMOVcc, 33, 427
SHA1, 300	CMP, 23, 24, 423
SHA512, 371	CMPSB, 244, 427
shellcode, 165, 250, 258	CMPSD, 427
Signed numbers, 32, 223	CMPSQ, 427
stdcall, 224	CMPSW, 427
strace, 231, 286	CPUID, 108, 429
····,—··,—·	

EΧ		
	CWD, 427	JNAE, 423
	CWDE, 427	JNB, 423
	DEC, 50, 423	JNBE, 65, 423
	DIV, 429	JNC, 423
	DIVSD, 246	JNE, 23, 24, 31, 423
	FABS, 431	JNG, 423
	FADD, 431	JNGE, 423
	FADDP, 57, 58, 431	JNL, 423
	FCHS, 431	JNLE, 423
	FCOM, 63, 65, 431	JNO, 423
	FCOMP, 62, 431	JNS, 423
	FCOMPP, 431	JNZ, 423
	FDIV, 57, 245, 411, 431	JO, 423
	FDIVP, 57, 431	JP, 63, 423
	FDIVR, 58, 431	JPO, 423
	FDIVRP, 431	JRCXZ, 423
	FILD, 431	JS, 423
	FIST, 431	JZ, 24, 36, 370, 423
	FISTP, 431	LAHF, 424
	FLD, 60, 62, 432	LEA, 19, 95, 101, 424
	FLD1, 431	LEAVE, 3, 424
	FLDCW, 431	LES, 310
	FLDZ, 432	LOCK, 259
	FMUL, 57, 432	LOOP, 43, 246, 429
	FMULP, 432	MOV, 2, 4, 251, 425
	FNSTCW, 432	MOVDQA, 129
	FNSTSW, 62, 65, 432	MOVDQU, 129
	FSINCOS, 432	MOVSB, 425
	FSQRT, 432	MOVSD, 327, 425
		MOVSQ, 425
	FST, 432	
	FSTCW, 432	MOVSW, 425
	FSTP, 60, 432	MOVSX, 48, 51, 107, 425
	FSTSW, 432	MOVZX, 49, 98, 287, 425
	FSUB, 432	MUL, 425
	FSUBP, 432 FSUBR, 432	NEG, 425
		NOT 50, 52, 321, 425
	FSUBRP, 432	NOT, 50, 52, 331, 425
	FUCOM, 65, 432	OR, 87, 425
	FUCOMP, 432	OUT, 304, 429
	FUCOMPP, 64, 432	PADDD, 129
	FXCH, 432	PCMPEQB, 134
	IDIV, 429	PLMULHW, 126
	IMUL, 25, 423	PLMULLD, 126
	IN, 304, 429	PMOVMSKB, 134
	INC, 50, 423	POPA 425
	INT, 429	POPA, 429
	IRET, 429	POPCNT, 429
	JA, 32, 223, 423	POPF, 430
	JAE, 32, 423	PUSH, 2, 3, 8, 9, 19, 425
	JB, 32, 223, 423	PUSHA, 430
	JBE, 32, 423	PUSHF, 430
	JC, 423	PXOR, 134
	JCXZ, 423	RCL, 246, 430
	JE, 36, 423	RCR, 430
	JECXZ, 423	RET, 2, 9, 76, 171, 425
	JG, 32, 223, 423	ROL, 369, 430
	JGE, 31, 423	ROR, 369, 430
	JL, 32, 223, 423	SAHF, 65, 425
	JLE, 31, 423	SAL, 430
	JMP, 9, 14, 253, 423	SAR, 430
	JNA, 423	SBB, 121, 425

```
SCASB, 425
       SCASD, 425
      SCASQ, 425
      SCASW, 425
      SETcc, 65, 431
      SETNBE, 65
      SETNZ, 49
      SHL, 70, 89, 426
      SHR, 91, 110, 426
      SHRD, 123, 426
      STC, 431
      STD, 431
      STI, 431
      STOSB, 426
      STOSD, 426
      STOSQ, 426
      STOSW, 426
      SUB, 2, 3, 24, 36, 426
      SYSCALL, 429, 431
      SYSENTER, 258, 429, 431
      TEST, 48, 83, 86, 426
      UD2, 431
      XADD, 260
      XCHG, 426
      XOR, 2, 23, 50, 246, 301, 426
    Registers
      Flags, 23
      EAX, 23, 27
      EBP, 19, 25
      ECX, 169
      ESP, 13, 19
      JMP, 40
      RIP, 230
      ZF, 24, 83
    8086, 51, 88
    80386, 88
    80486, 56
    AVX, 125
    FPU, 56, 420
    MMX, 125
    SSE, 125
    SSE2, 125
x86-64, 18, 135, 225, 230, 416, 421
Xcode, 4
```