CSE - 306

Computer Anchitecture Syssional

4-bit ALU Design

Group - 02

Group members-

Introduction!

Arithmetic Logic Unit, which is known as 'ALU', is the part of a computer that performs all arithmetic computations, such as addition, multiplication and all comparison operations. The arithmetic logic unit (ALU) represents the fundamental building block of the CPU (central Processing Unit) of a computer. Examples of logic operations are NOT, AND, OR which are done by ALU. The arithmetic logic unit has two 4-bit input and three selection variables. The selection bits enable different types of operation. 23=8 operations are possible in our experiment. using the 4-bit inputs. In order to hardle 4-bif inputs, 4-bit full adder (74LS83) is used.




Fig: A 4-bit Full Adder

Different types of status arise while implementing arithmetic logic unit which are carry (C), sign (S), overflow (ZV) and zero (Z). Different values appear in them in different operations of arithmetic logic unit.

CF: when the output carry of the 'ALU' becomes 1, CF is set to 1, else 0 is set. OF: If the XOR of carries Ch and CB is, V is set to 1, else 0 is set.

SF: When the highest order bit of the output of the ALV is 1, S is set to 1 else 0 is set.

Zf: When the output of the ALU contains all 0's, Z is set to 1 else 0 is set.

For OF flag, we need to calculate C3BC4 but we can't get directly C3 from adder. So the value of OFF is calculated in the following way,

 $V = C_3 \oplus C_4$ $\Rightarrow V = (X_3 \oplus Y_3 \oplus S_3) \oplus C_4$

Here,

X and Y are the 4-bits inputs provided to the adder and S3 is HeMSB of summed output.

Problem Specification:

Design a 4-bit ALU with three selection bits cs.(4) as,(4) as,(4) as,(5) as,(6) for performing the following operations,

	CIN			£ 1,321,
· S 2	51	50	Operation	Output
0	0	0	Transfer A	F=A
0	0	1	AND	F. A&B
0	1	X	ADÓ	F. A+B
1	0	0	ADD with corry	F=A+B+1
l	0	1	Complement A	F= A'
1	1	X	Decrement A	F: A-1

Truth table:

CS ₂	cs,	CS.	Χ'	4:	Cin	Output (F)
0	0	0	A;	0	0	F=A
0	0	1	A;88;	0	0	F = A9 B
0	1	X	A;	B;	0	F : A+B
1	0	0	iA.	B;	1	F= A+B+1
1	0	1	A;	0	0	F=A'
1	1	X	A;	All 1's	0	F= A-1

Equations:

$$X_{i} = \overline{S}_{o}A_{i} + S_{i}A_{i} + \overline{S}_{2}A_{i}B_{i} + S_{2}\overline{S}_{i}S_{o}\overline{A}_{i}$$

$$Y_{i} = S_{i}B_{i} + S_{2}S_{i} + S_{2}\overline{S}_{o}B_{i}$$

$$C_{in} = S_{2}\overline{S}_{i}\overline{S}_{o}$$

A;	Ā;	A;88;	t.	4.
1	0	0	0	0
0	1	0	0	1
0	0	1	1	0

Truth table for 4x1 MUX selection bit of X;

+, = A; & B; (Decoder output Y,)

1	В;	0	1	t,	-Lo
	1	0	0	0	0
	0	1	0	0	١
	0	0	1	1	0

Truth table for 4x1 Mux selection bit of Y:

t = OR of decoder output lines that give I t = OR of decoder output lines that give O




Fig 3: A block diagram to produce inputs of 4 bit adder.




Fig 2: A block diagram of an ALU with status registers. (External View)

Required ICs:

Count
1
4
1
1
2
1
1

Simulator! Logisim