

Response-Time Analysis of a Soft Real-time NVIDIA Holoscan Application

Philip Schowitz
The University of British Columbia
Vancouver, BC, Canada
philpnscs@cs.ubc.ca

Soham Sinha
NVIDIA
Santa Clara, CA, USA
sohams@nvidia.com

Arpan Gujarati
The University of British Columbia
Vancouver, BC, Canada
arpanbg@cs.ubc.ca

Abstract—NVIDIA Holoscan SDK is a novel edge and embedded software development framework designed for NVIDIA System-on-Chips (SoCs), primarily targeting medical devices applications. This SDK facilitates complex data processing workflows using Directed Acyclic Graphs (DAGs) composed of functional units termed operators. These operators, running in separate threads, are usually interconnected with intricate execution dependencies influenced by both upstream and downstream conditions on communication data buffers. Current methods to measure the response time of a complex Holoscan application rely on empirical benchmarking, which can be costly, time-consuming, and unreliable – limitations that are particularly critical in sectors where safety and certification concerns are paramount.

This paper introduces a novel static analysis methodology to determine worst-case end-to-end response times in NVIDIA Holoscan applications. Our approach overcomes the drawbacks of existing empirical tools by providing a response-time analysis capable of handling complex operator interactions and communication buffering mechanisms inherent in Holoscan’s architecture. Through rigorous theoretical analysis and empirical validation, our method not only ensures predictability in system behavior but also aids developers in identifying performance bottlenecks and optimizing system design. Evaluation using real-world NVIDIA HoloHub applications demonstrates the efficiency and accuracy of our analysis, achieving theoretical response-times as close as 0.3% of empirically measured numbers on NVIDIA hardware using less than 1 ms computation time.

I. INTRODUCTION

The medical devices industry is increasingly adopting powerful edge and embedded computing platforms to meet the growing demand for computation power and real-time processing of streaming sensor data. Modern devices support complex workflows and are designed to be deployed on the premises of hospitals and medical care facilities, such that they can last for over a decade. NVIDIA Holoscan [1] is one such platform that is gaining traction across the industry [2, 3].

The Holoscan SDK [1] is a software development framework for ARM-based SoCs manufactured by NVIDIA, such as AGX and IGX Orin [4]. It presents a unique programming model that facilitates a highly modular application development to help medical device application developers program complex interconnected workflows. The model composes individual function blocks (as vertices) into a Directed Acyclic Graph (DAG). The vertices (known as *operators* in Holoscan) run as threads and the edges govern data flow and dependencies between the vertices. The operators can be reused across applications.

Holoscan’s programming model enables rapid prototyping and development of applications for an eventual production-grade deployment. However, Holoscan supports data transfers between operators through unique double-buffered queues and imposes restrictions on the execution of operators based on the status of these queues. The intertwined architecture of queues, queue conditions, and operators in different threads complicates the analysis of a Holoscan application’s behavior. Currently, Holoscan relies on empirical tools, such as the Data Flow Tracking feature [5], to measure end-to-end latency. As shown in Section III, such empirical tools are dependent on and limited by the testing setup and duration. In the regulated medical devices sector, deriving a static response-time analysis for Holoscan applications is highly desirable but missing.

Holoscan’s application framework does not conform to well-known system models, such as existing real-time scheduling models for DAG tasks. The closest model to ours is synchronous dataflow (SDF), but existing response-time analyses for SDF cannot account for the use of queues and restrictions on operator execution based on communication buffer states found in Holoscan. Our paper is the first attempt to bound the worst-case end-to-end response time for any item (e.g., a video frame) within Holoscan’s streaming workflow model, considering blocking due to communication buffer constraints.

We evaluate our analysis using example application structures from NVIDIA HoloHub [6], a community-populated repository for Holoscan applications. For comparison, we use empirical results from the Holoscan Data Flow Tracking feature on NVIDIA hardware and simulated results on a simplified Holoscan application runtime model. Evaluation results demonstrate that our analysis is efficient, taking less than 1 ms to process the small DAGs used in Holoscan. Our response-time bounds closely approximate empirical results for most of the eight tested DAG application structures in HoloHub.

II. HOLOSCAN INTERNALS

The Holoscan SDK’s execution backend, called the Graph Execution Framework (GXF) [7] (also developed by NVIDIA) handles scheduling, data transfers, and synchronization of Holoscan operators. This paper analyzes the Holoscan SDK source code and the GXF C++ header files (both of which are open-source) in order to model Holoscan’s internal design and conduct a response-time analysis of a Holoscan application.




Fig. 1. Illustration of Holoscan internals using an endoscopy tool tracking application. The application is composed of five functional blocks, which are combined in the form of a DAG, as shown in the top part of the figure. The interaction between the Format Converter and LSTM TensorRT Inference operators is highlighted to illustrate the key Holoscan components underlying the DAG. The two operators share a FIFO queue between them. Format Converter is subject to a downstream condition, which means that it cannot start processing a new input if there is no space in the (output) FIFO queue. LSTM TensorRT Inference is subject to an upstream condition, which simply means that it cannot start processing a new input if no input is available in the (input) FIFO queue. Operator execution, thread allocation, and scheduling is managed by the GXF backend, which is not shown in the figure.

Fig. 1 illustrates the high-level interactions between two communicating Holoscan operators using a Holoscan endoscopy tool tracking application [8] as an example.

Operators, the building blocks of a Holoscan application, perform recurring tasks such as processing sensor inputs and displaying a stream of images. These operators are interconnected in a DAG to facilitate complex interactions and dependencies in an application. Each operator features input and output ports, named *Receivers* and *Transmitters*, which handle data reception and transmission to other operators. The communication between each pair of output (transmitter) and input (receiver) ports (i.e., the data flow along an edge between two adjacent operators) is orchestrated by the backend using a First-In-First-Out (FIFO) *double-buffered queue* [9], which also serves as a data buffer for the ports.¹ If full, the queue can be configured to drop either old or new elements depending on the *overflow discipline* configured.² The queue implementation and the overflow discipline do not affect the FIFO property when considering items that are not dropped. Hence, we ignore these details in our worst-case response-time analysis.

Each operator is subjected to a number of *Conditions* that can affect their execution. A condition could relate to an input port, determining if the connected input buffer has adequate space to accommodate a new message. Alternatively, it might be a periodic condition that verifies if a specified duration has elapsed since the last invocation of the operator. The

two most prevalent conditions are *MessageAvailableCondition* and *DownstreamMessageAffordableCondition*, which we refer to as *upstream* and *downstream* conditions, respectively. The upstream condition ensures that an operator activates only when each of its input queue buffers is not empty. The downstream condition allows operator execution only when the output port buffers have space to accommodate new messages.

The Holoscan SDK offers two user-level schedulers for application operators: Greedy Scheduler and Multi-threaded Scheduler. The Greedy Scheduler processes operators in an application DAG in topological order using a single thread, preventing parallel operator execution. Response-time analysis is trivial as response times are simply the sum of individual operator execution times under default conditions. We focus on the Multi-threaded Scheduler. This scheduler also arranges operators in a DAG in topological order but executes them concurrently across multiple threads. For our response-time analysis, we assume that the number of threads matches the total number of operators, and each thread is pinned to a single exclusive CPU core. This assumption holds as our dataset, sourced from NVIDIA HoloHub, consists of applications where the operator and thread count do not surpass the core availability in NVIDIA AGX and IGX Orin platforms.

III. MOTIVATING EXAMPLES

We first demonstrate how the downstream conditions in the Holoscan SDK add additional delays, which can have a substantial impact on worst-case response times.

Example 1. Consider a DAG with just two connected operators O_1 and O_2 requiring execution times of $e_1 = 100\text{ ms}$ and $e_2 = 1000\text{ ms}$, respectively. Queue Q_1 buffers inputs before O_1 and queue $Q_{1,2}$ buffers intermediate data between O_1 and O_2 . Suppose both queues have a capacity of $C = 1$. A new input arrives every 100 ms . If Q_1 is full, the input is dropped; else, the input is buffered in Q_1 . Fig. 2 illustrates

¹Each double-buffered queue configured to hold C items is actually divided into two stages, the main stage and the backstage, each of which has capacity C and which operate together as a FIFO ring buffer. When a new item is pushed, it is placed into the backstage. When an item is popped, the oldest item in the main stage is removed and returned. A `sync` function moves all the items in the backstage to the main stage whenever an operator reads from an input port or pushes to an output port. Despite the space for $2C$ items, the queue effectively operates as a single FIFO queue with capacity C .

²Three overflow disciplines are allowed: *kFault* throws an error in case of an overflow, *kReject* drops the new item without disturbing any old items, whereas *kPop* removes the oldest item to make space for the new item.




Fig. 2. An example showing how the downstream condition can affect operator execution. The green boxes show operators O_1 and O_2 , with execution times, 100 and 1000, respectively. The arrows show the queues of O_1 and O_2 , Q_1 , and Q_2 . The number within each box or above each arrow shows the index of the input currently there. The leftmost number shows the time instant at which the system is shown.

the DAG structure and the state of its queues and operators at different times, as inputs I_1, I_2, \dots arrive periodically. We assume multiple events can happen simultaneously and with no overhead. For example, an input I_1 can leave operator O_1 and arrive at O_2 in the same instant that a separate input I_2 arrives at operator O_1 .

Initially, at $t = 0$ ms, input I_1 arrives; operator O_1 is idle at this time, so it immediately starts processing I_1 . At $t = 100$ ms, O_1 finishes processing I_1 and I_2 arrives; O_1 and O_2 hence immediately start processing I_2 and I_1 , respectively. After another 100 ms, at $t = 200$ ms, O_2 finishes processing I_2 and I_3 arrives; however, O_2 is still processing I_1 ; hence, I_2 is queued in $Q_{1,2}$, and I_3 is queued in Q_1 . Note that I_3 is queued even though O_1 is idle because the downstream condition prevents O_1 from processing a new input until its downstream queue $Q_{1,2}$ has at least one empty space. All subsequent inputs I_4, I_5, \dots, I_{11} are dropped, as the state of the DAG does not change during this time, and Q_1 remains full. Finally, at $t = 1100$ ms, when O_2 finishes processing I_1 , it consumes I_2 from $Q_{1,2}$ and starts processing it; this empties $Q_{1,2}$, which satisfies O_1 's downstream condition, which in turn allows O_1 to start processing I_3 . The new input I_{12} can now be buffered and need not be dropped, as Q_1 is empty. This behavior repeats periodically, as shown in the figure.

Ignoring inputs that are dropped, the worst-case response time in the above example is 2900 ms, e.g., I_3 arrived at $t = 200$ ms and O_2 finished processing it at $t = 3100$ ms. Developers may not be able to determine this worst-case response time easily. In fact, they may naively assume the worst-case response time to be 2100 ms: 1100 ms being the total processing time and 1000 ms being the queuing delay ahead of O_2 . The downstream condition however induces additional blocking that adds an extra delay of 800 ms.

In the above example, we used a simple linear chain with two operators. With more complex applications, reasoning about response times becomes even more difficult. In the following example, we show that the worst-case response time in a linear chain can often be sensitive to the ordering of execution times (specifically, it may depend on the operator in the chain with the greatest execution time), which can lead to performance anomalies that result in degraded response times.

Example 2. Consider four operators O_1, O_2, O_3 , and O_4 connected in a linear chain, with execution times $e_1 = 500$ ms, $e_2 = 100$ ms, $e_3 = 100$ ms, and $e_4 = 400$ ms, respectively. Suppose all queues have a capacity of $C = 1$ and that a new input arrives every 100 ms. Fig. 3 (top) illustrates this linear chain along with the queuing delays incurred between operators. Ignoring the queuing delay prior to the first operator for this example, all other queuing delays are always zero. However, this is just a side-effect of the specific execution times. Operator O_1 consumes a new input only every 500 ms, i.e., at 0 ms, 500 ms, 1000 ms and so on. Consequently, O_2, O_3 , and O_4 are also able to consume a new input only every 500 ms, i.e., O_2 at times 500 ms, 1000 ms, ..., O_3 at times 600 ms, 1100 ms, ..., and O_4 at times 700 ms, 1200 ms, ... Since $e_4 = 400$ ms $<$ 500 ms, O_4 is always able to process the inputs faster than they are available, resulting in zero queuing delays between each pair of operators. In other words, ignoring delays prior to the first operator, the worst-case response time is the sum of all execution times, i.e., 1100 ms.

Suppose we wish to further improve the overall response time of this linear chain. We decide to optimize the implementation of the first operator, as it has the greatest execution time. We successfully reduce its execution time from $e_1 = 500$ ms to $e'_1 = 300$ ms. We expect an improvement of at least 200 ms in the end-to-end response time. In reality, though, the linear chain's worst-case response time is now 500 ms more than that of the original configuration. The new configuration is shown in Fig. 3 (bottom). A lower worst-case execution time for the first operator shifts the "bottleneck" of the linear chain from the first operator to the last operator, causing queuing delays throughout the chain (which was not the case before), resulting in this unintuitive performance anomaly. The queuing delays shown in the figure are not encountered by the first few inputs, but the queues gradually start filling up, starting at the last operator, resulting in these queuing delays.

The response times in the above example are calculated using our linear chain analysis presented in Section V.

In the next example, we motivate why a worst-case response-time analysis for DAGs with both upstream and downstream conditions is nontrivial and requires a careful consideration of multiple possible scenarios, and that individually analysing all linear chains (paths) in a DAG is insufficient.

Example 3. Consider the DAG shown in Fig. 4 consisting of five operators O_1 – O_5 , with O_1 being the source and O_5 being the sink, and two paths from source to sink, Path A, $O_1 \rightarrow O_2 \rightarrow O_3 \rightarrow O_5$ and Path B, $O_1 \rightarrow O_4 \rightarrow O_5$. The operator execution times are $e_1 = 400$ ms, $e_2 = e_3 = 300$ ms, and $e_4 = e_5 = 200$ ms. A new input arrives every 400 ms.




Fig. 3. An example showing a performance anomaly where a local optimization increases the overall response time. The top chain shows a linear chain with four operators; the execution times are shown below respective operators and the queuing delays are shown below respective edges. Ignoring delays prior to the first operator, the response time is simply the sum of all these delays, and indicated on the right of the chain. In the lower chain, the first operator has a lower execution time, but the worst-case response time is nonetheless higher due to queuing delays throughout the chain.




Fig. 4. An example DAG with constrained execution times. Using the greatest sum of execution times from source to sink as the DAG's WCRT is optimistic.

Path A is clearly the longer path among the two and, if analyzed individually as a linear chain, yields a worst-case response time of 1200ms . However, as the timing diagram in Fig. 5 suggests, the response time of an input can be as high as 1600ms . Further examination of the diagram reveals why this is the case: O_1 is blocked from executing I_3 for 200ms because $Q_{1,4}$ is full, meaning that execution is forbidden by the downstream condition. $Q_{1,4}$, in turn, is full because $Q_{4,5}$ is full, meaning O_4 cannot execute. Because Path B is shorter than Path A, items arrive at O_5 from Path B more quickly than from Path A, periodically blocking O_1 's execution and increasing the worst-case response time.

In short, one of the paths may cause delays in another path due to precedence constraints, and in conjunction with downstream conditions these delays may affect input processing in a subsequent iteration. The consequence of such interactions is that the actual processing rate of an operator (O_1 in this example) may depend on all paths leading out of it up to the point where the paths merge (O_5 in this example).

In the final example, we show that even simple changes to the application program, such as adding or dropping a data flow edge in the program DAG, can change the response time in unintuitive ways. We also highlight the limitations of Holoscan's latency profiling tool using this example.

Example 4. Consider the DAG shown in Fig. 6. We consider two versions of the DAG, with and without the edge labeled A. For each version, we use Holoscan's Data Flow Tracking tool to profile the response times across several iterations, and consider the maximum observed response time as the worst-case response time (WCRT). With the edge, the WCRT is approximately 2700ms . Removing the edge reduces it to




Fig. 5. Schedule for the DAG in Fig. 4, when inputs I_1, I_2, \dots, I_5 are released every 400ms . Release times are indicated by upward-pointing arrows and response-time intervals are shown above. I_1 refers to the first input, while I_{1B} refers to the first input when moving through path B. Data transfer between two operators is indicated by a vertical dashed line, with a horizontal dashed line representing queuing. The intervals at the bottom show how long items have to wait, and what queue they wait in.




Fig. 6. Example showing that, due to downstream conditions, adding an edge to the DAG can significantly change its end-to-end WCRT (both increase or decrease depending on the operator execution times).

2400ms . To make matters worse, if the execution time of the second operator O_2 is increased from 300ms to 700ms , removing edge A actually increases the WCRT from 3500ms to 3600ms . These complex timing behaviors highlight that application developers may overlook many potential timing issues during the design phase and encounter them only post-development (as the profiling tool cannot be used at design time).

Furthermore, Holoscan's Data Flow Tracking tool (or any empirical tool as a matter of fact), may need to be run for an extended duration to achieve a trustworthy and reliable upper bound on the response time. For example, Fig. 7 depicts an application configuration for which Holoscan's profiling tool required seven hours to converge on the worst-case response time bound. Initial measurements after 30 minutes recorded a maximum response time of 2069ms , which increased to 2075ms after two hours, and reached 2080ms after seven hours. Of course, with empirical tools, it is unclear if the observed bounds may increase further with a more prolonged execution. Therefore, a rigorous response-time analysis is essential, especially in critical and regulated sectors like medical devices and industrial automation, which is currently missing for Holoscan-like programming frameworks.




Fig. 7. Example DAG structure of an application where Holoscan's profiling tool takes a very long time to converge.

IV. SYSTEM MODEL

We model each Holoscan application as a directed acyclic graph $D = (V, E)$, where the set of all vertices V corresponds to the set of all Holoscan operators and the set of all edges E corresponds to the set of all precedence relationships. Specifically, V is a *partially ordered set* of operators, such that if there is an edge from O_x to O_y , then O_x is before O_y in V . A *segment* $S \subseteq V$ (also called a *path*) is an ordered set of operators such that each adjacent pair of operators $O_x, O_y \in S$ is connected by an edge from O_x to O_y .

Each operator $O_i \in V$ is characterized by its best-case and worst-case execution times, denoted e_i^{lb} and e_i^{ub} , respectively. If the application uses two instances of the same Holoscan operator, they are mapped to separate vertices in V . We assume that D has exactly one source operator and exactly one sink (terminal) operator, which we commonly denote as O_{src} and O_{sink} , respectively. Any DAG with multiple sources or sinks can be easily reduced to our model by appending auxiliary source and sink nodes with zero execution times.

Each edge $E_{i,j} = (O_i \rightarrow O_j)$ is characterized by its sending and receiving operators O_i and O_j , respectively. The edges imply a dependency in the Holoscan application, e.g., O_j needs an input from O_i to execute. However, since O_j may need to buffer this input until all conditions are met (discussed below), we assume that each edge $E_{i,j}$ has a dedicated FIFO queue $Q_{i,j}$ with capacity $C_{i,j}$. The FIFO queue abstracts the double-buffered queue in the Holoscan implementation.

Both message available and downstream conditions are typically set with a default threshold of one message. For example, if operator O_i has three incoming edges, $E_{a,i} = (O_a \rightarrow O_i)$, $E_{b,i} = (O_b \rightarrow O_i)$, and $E_{c,i} = (O_c \rightarrow O_i)$, and two outgoing edges $E_{i,x} = (O_i \rightarrow O_x)$ and $E_{i,y} = (O_i \rightarrow O_y)$, the message available condition on each incoming edge of O_i ensures that it can start execution only if there is an input available in each incoming queue $Q_{a,i}$, $Q_{b,i}$, and $Q_{c,i}$, and the downstream condition ensures that O_i does not execute until there is an empty slot available in each outgoing queue $Q_{i,x}$ and $Q_{i,y}$. We assume a work conserving scheduler, meaning that if for any operator O_i both message available and downstream conditions hold, the operator must execute.

Assumptions. We make four key assumptions based on how Holoscan is deployed today. **A1.** We assume that the queue capacity is 1 for each queue $Q_{i,j}$, as Holoscan currently does not allow edge-specific queue sizes by default, and it is recommended to use the default queue capacity of 1 for an application. **A2.** We assume that the platform contains

sufficient cores so that every operator can be executed in parallel. This is the *de facto* deployment scenario as the NVIDIA embedded platforms in use today typically have twelve or more cores whereas the Holoscan applications have fewer operators (e.g., see Figure 13 in Section VII).³ **A3.** We assume that the Holoscan application, or DAG D , continuously processes an infinite stream of inputs. The inputs may arrive as frequently as possible with a minimum inter-arrival time of 0. However, this implies that some inputs may be dropped at source. For our worst-case response-time analysis, we ignore such inputs. Specifically, we assume that if O_{src} is idle and all its downstream conditions are satisfied (note that O_{src} does not have any upstream conditions), it never needs to wait for an input; and input will always be available. This also means that periodic arrivals are possible. For example, the period of 400 ms in Fig. 5 is the maximum period allowed for this graph, since any increase would cause the source operator to become idle at some point in the execution history. **A4.** We assume that the execution time of an operator, irrespective of the input it is processing, remains fixed throughout a single streaming run (during which the DAG may process several inputs continuously). This can be easily achieved by spinning (if needed) at the end of each operator execution.

Problem statement. Suppose D processes an infinite stream of inputs $I = \{I_1, I_2, \dots\}$, where each input I_k is queued in front of the source operator O_{src} at time $start_k$ and is finished being processed by the sink operator O_{sink} at time $finish_k$. Let $I_{dropped} \subseteq I$ denote the set of inputs in I that are dropped. For each input $I_x \in I_{dropped}$, we can ignore its start and finish times $start_x$ and $finish_x$, or let $start_x = finish_x = \infty$. Let $R(D)$ denote the worst-case response time (WCRT) experienced by any input that is successfully processed through the DAG. Given assumptions **A1-A4**, our objective is to find an upper-bound $R^{ub}(D)$ on this worst-case response time, i.e.,

$$R^{ub}(D) \geq R(D) = \max_{\forall I_k \in I \setminus I_{dropped}} (finish_k - start_k). \quad (1)$$

MAX and OPT scenarios. Despite assumption **A4**, users may want to analyze different instances, e.g., when is it beneficial to optimize and reduce the execution time of certain operators. Also, across runs, the platform environment, such as the clock frequencies, may affect the execution times. Hence, we consider two distinct scenarios: MAX and OPT. Let e_i denote the execution time of operator O_i in every iteration of a single streaming run. We know from the DAG modeling that $e_i \in [e_i^{lb}, e_i^{ub}]$. In the MAX scenario, we assume that $e_i = e_i^{ub}$ is always the *maximum* possible value. In the OPT scenario, we assume that $e_i \in [e_i^{lb}, e_i^{ub}]$, say, due to some *optimizing* configurations. To see why analyzing OPT scenarios is necessary, recall Example 2 from Section III. The OPT scenario allows identifying performance anomalies at design time, which helps developers pursue productive optimizations.

³In short, we leave the problem of interference and scheduling of more operators on fewer cores for future work; rather, our goal in this paper is to understand how the combination of upstream and downstream edge conditions affect the worst-case response times of a Holoscan application.

V. LINEAR CHAIN MODELING

We divide our response-time analysis into two parts. We discuss linear chains first and then in the next section extend our linear chain analysis for arbitrary DAGs. We model a linear chain using a simplified DAG.

$$\begin{aligned} D_{chain} &= (V_{chain}, E_{chain}) : \\ V_{chain} &= \{O_1, O_2, \dots, O_N\}, \\ E_{chain} &= \{(O_1 \rightarrow O_2), \dots, (O_{N-1} \rightarrow O_N)\}, \\ O_{src} &= O_1 \text{ and } O_{sink} = O_N. \end{aligned} \quad (2)$$

We start with some preliminary definitions.

Definition 1. Given a segment $S = \{O_{k+1}, \dots, O_{k+x}\} \subseteq V_{chain}$ of length x , with $k \geq 0$ and $k+x \leq N$, *bottleneck* $\mathcal{B}(S)$ denotes the operator in S with the maximum execution time (ties broken in favor of the preceding operator), i.e.,

$$\begin{aligned} \mathcal{B}(S) &= O_b \text{ s.t. } e_b^{ub} = \max_{1 \leq i \leq x} (e_{k+i}^{ub}) \text{ and} \\ \forall j \in [1, x], e_b^{ub} &= e_{k+j}^{ub} \implies b \leq k+j. \end{aligned} \quad (3)$$

Definition 2. For any DAG $D = (V, E)$, the *service rate* μ_i of any operator $O_i \in V$ is defined as the inverse of its worst-case execution time, i.e., $\mu_i = 1/e_i^{ub}$.

Recall from Section IV, assumption **A3**, that the source operator O_1 never needs to wait for an input, and may receive inputs as frequently as possible. If inputs arrive faster than the rate at which they can be processed, they may be dropped, and are not considered by our response-time analysis. However, subsequent operators in the linear chain may have to wait for an input owing to processing delays in the earlier part of the linear chain. For example, in a chain with only two operators O_1 and O_2 , if $e_1 = 100 \text{ ms}$ and $e_2 = 1000 \text{ ms}$, because $e_1 < e_2$, assumption **A3** implies that O_2 too never needs wait for an input. In contrast, if $e_1 = 1000 \text{ ms}$ and $e_2 = 100 \text{ ms}$, because $e_1 > e_2$, O_2 needs to wait for O_1 to finish executing. Generalizing this example, the bottleneck operator in the linear chain (as computed using Definition 1) limits the service rate of the entire linear chain.

Definition 3. For any $D_{chain} = (V_{chain}, E_{chain})$, its service rate $\mu(D_{chain})$ is defined as the service rate of its bottleneck operator, i.e., if $O_b = \mathcal{B}(V_{chain})$, $\mu(D_{chain}) = \mu_b$.

A. Linear Chain with MAX Execution Times

In the following, D_{chain} refers to the linear chain with N operators as defined in Eq. (2), and O_b is commonly used to refer to its bottleneck operator $\mathcal{B}(V_{chain})$. The bottleneck operator allows us to divide a linear chain into two segments and analyse the response time of each segment separately. We first consider a special case in Lemma 1 where the bottleneck operator is the last operator, i.e., $O_b = O_N$.

Lemma 1. Given D_{chain} , if $O_b = O_N = \mathcal{B}(V_{chain})$, the worst-case response time in the MAX case is bounded by

$$R_{MAX}^{ub}(D_{chain}) = e_b^{ub} \cdot (b+1). \quad (4)$$

Proof. Consider O_b and its preceding operator, O_{b-1} . Since O_b is the bottleneck, $\mu_{b-1} > \mu_b$. As such, O_{b-1} will produce its outputs more often than O_b can consume its inputs. This causes the number of inputs in queue $Q_{b-1,b}$ between these operators to grow without bound and eventually overflow.

However, since all operators are subjected to a default downstream condition, an operator does not start execution if there is no space to push an item to the queue of the communication buffer. Therefore, the service rate of O_{b-1} effectively decreases to $\mu'_{b-1} = \mu_b$. As O_b is the bottleneck and has the minimum service rate, we can also conclude that $\mu_{b-2} > \mu'_{b-1} = \mu_b$. Hence, the service rate of O_{b-2} also effectively decreases to $\mu'_{b-2} = \mu_b$.

More generally, for each operator O_{b-m} in the linear chain ($1 \leq b-m < b$), its service rate $\mu_{b-m} > \mu'_{b-m+1} = \mu_b$; and in order for the downstream condition to hold across the chain, its effective service rate decreases to $\mu'_{b-m} = \mu_b$.

Since we have b operators in D_{chain} , and each operator's effective service rate decreases to μ_b , i.e., each operator releases an output only every e_b^{ub} units of time, the longest time it takes an input to move through the linear chain is $e_b^{ub} \cdot (b+1)$, corresponding to b operators and the queue preceding O_1 . \square

We consider another special case in Lemma 2. We consider a linear chain D'_{chain} of length $N+1$. D'_{chain} is identical to D_{chain} for up to the first N operators, but has an extra operator O_{N+1} and an extra edge ($O_N \rightarrow O_{N+1}$). However, both chains share the same bottleneck operator O_N .

Lemma 2. Given D_{chain} as in Lemma 1, and another linear chain $D'_{chain} = (V_{chain} \cup \{O_{b+1}\}, E_{chain} \cup \{(O_b \rightarrow O_{b+1})\})$, if $O_b = O_N = \mathcal{B}(V'_{chain})$, the worst-case response time of D'_{chain} in the MAX case is bounded by

$$R_{MAX}^{ub}(D'_{chain}) = R_{MAX}^{ub}(D_{chain}) + e_{b+1}^{ub}. \quad (5)$$

Proof. Since the rate at which operator O_b produces its outputs is lower than the rate at which operator O_{b+1} consumes its inputs, no data item will have to ever wait in queue $Q_{b,b+1}$ between these operators, i.e., no queuing delay can occur between operators O_b and O_{b+1} . Hence, the worst-case response time bound of D'_{chain} is $R_{MAX}^{ub}(D_{chain})$ plus the worst-case execution delay at O_{b+1} , i.e., e_{b+1}^{ub} . \square

We generalize Lemma 2 for scenarios where any operator in D_{chain} can be the bottleneck (i.e., O_b need not be the last operator O_N). D'_{chain} like before is an extended linear chain with $N+1$ operators, and like before also has the same bottleneck operator as D_{chain} , i.e., O_b .

Lemma 3. Given D_{chain} , and another linear chain $D'_{chain} = (V_{chain} \cup \{O_{b+1}\}, E_{chain} \cup \{(O_b \rightarrow O_{b+1})\})$, if $O_b = \mathcal{B}(V_{chain}) = \mathcal{B}(V'_{chain})$ for some $1 \leq b \leq N$, the worst-case response time of D'_{chain} in the MAX case is bounded by

$$R_{MAX}^{ub}(D'_{chain}) = R_{MAX}^{ub}(D_{chain}) + e_{n+1}^{ub}. \quad (6)$$

Proof. The effective rate at which D_{chain} produces its outputs is $\mu(D_{chain}) = \mu_b$ (Definition 3). Since $\mu_b < \mu_{N+1}$, the remaining proof is analogous to that of Lemma 2. \square

In Lemma 4, we use Lemmas 1 to 3 to upper-bound the worst-case response time for D_{chain} , without making any assumptions about which operator is the bottleneck.

Lemma 4. *The worst-case response time of D_{chain} in the MAX case is bounded by*

$$R_{MAX}^{ub}(D_{chain}) = e_b^{ub} \cdot (b+1) + \sum_{i=b+1}^N e_i^{ub}. \quad (7)$$

Proof. Let $D_{prefix}^b = (V_{prefix}^b, E_{prefix}^b)$ denote a sub-chain of D_{chain} , with $V_{prefix}^b = \{O_1, O_2, \dots, O_{b-1}, O_b\}$. As D_{prefix}^b is itself a chain ending in a bottleneck operator, Lemma 1 gives us the following upper bound on its response time:

$$R_{MAX}^{ub}(D_{prefix}^b) = e_b^{ub} \cdot (b+1). \quad (8)$$

Now consider $D_{prefix}^{b+1} = (V_{prefix}^b \cup \{O_{b+1}\}, E_{chain}^b \cup \{(O_b \rightarrow O_{b+1})\})$. From Lemma 2, and from the upper bound on the response time of D_{prefix}^b from Eq. (8), we have:

$$\begin{aligned} R_{MAX}^{ub}(D_{prefix}^{b+1}) &= R_{MAX}^{ub}(D_{prefix}^b) + e_{b+1}^{ub} \\ &= e_b^{ub} \cdot (b+1) + e_{b+1}^{ub}. \end{aligned} \quad (9)$$

Next, we consider $D_{prefix}^{b+2} = (V_{prefix}^b \cup \{O_{b+1}, O_{b+2}\}, E_{chain}^b \cup \{(O_b \rightarrow O_{b+1}), (O_{b+1} \rightarrow O_{b+2})\})$. This time, from Lemma 3 and from Eq. (9) above, we have:

$$\begin{aligned} R_{MAX}^{ub}(D_{prefix}^{b+2}) &= R_{MAX}^{ub}(D_{prefix}^{b+1}) + e_{b+2}^{ub} \\ &= e_b^{ub} \cdot (b+1) + e_{b+1}^{ub} + e_{b+2}^{ub}. \end{aligned} \quad (10)$$

Adding one operator at a time to D_{prefix} for up to $N - b$ iterations, and applying Lemma 3 every time like in Eq. (10), we can have an upper-bound on the response time of D_{prefix}^N as

$$R_{MAX}^{ub}(D_{prefix}^N) = e_b^{ub} \cdot (b+1) + \sum_{i=b+1}^N e_i^{ub}, \quad (11)$$

which also applies to D_{chain} , as $D_{prefix}^N = D_{chain}$. \square

B. Linear Chain with OPT Execution Times

In the previous section, we showed that the WCRT of a linear chain D_{chain} in the MAX case depends on the bottleneck operator. In the OPT case, the bottleneck operator of the same chain may be different, and hence the WCRT may be different and needs to be separately derived.

To facilitate response-time analysis in the OPT case, we define a parameterized instance of $D_{chain} = (V_{chain}, E_{chain})$, parameterized by function λ . We use $D_{chain}(\lambda) = (V_{chain}(\lambda), E_{chain}(\lambda))$ to denote this parameterized instance. While each operator O_i in V_{chain} required e_i^{ub} time to process an input in the MAX case, each operator O_i in $V_{chain}(\lambda)$ requires $\lambda(e_i^{lb}, e_i^{ub}) \in [e_i^{lb}, e_i^{ub}]$ time to process an input in the OPT case. Note that in both cases, the operator execution time remains constant in all iterations for all inputs.

The bottleneck operator may vary for different definitions of λ . The WCRT of D_{chain} in the OPT case is thus upper-

bounded by the maximum MAX-case WCRT across all possible definitions of λ , i.e.,

$$R_{OPT}^{ub}(D_{chain}) = \max_{\lambda} R_{MAX}^{ub}(D_{chain}(\lambda)). \quad (12)$$

The number of possible definitions of λ is exponentially large, depending on the number of operators and their range of execution times. However, since D_{chain} contains N operators, there can be only up to N different bottleneck operators. Suppose λ_b denotes any definition for which the bottleneck is operator O_b . Thus, we can refine Eq. (12) as follows.

$$R_{OPT}^{ub}(D_{chain}) = \max_{b=1}^n \max_{\lambda_b} R_{MAX}^{ub}(D_{chain}(\lambda_b)). \quad (13)$$

Lemma 5. *If λ_b^{max} is defined as follows:*

$$\lambda_b^{max}(e_b^{lb}, e_b^{ub}) = e_b^{ub}, \quad (14)$$

$$\forall i < b : \lambda_b^{max}(e_i^{lb}, e_i^{ub}) = \min(e_b^{ub} - 1, e_i^{ub}), \quad (15)$$

$$\forall j > b : \lambda_b^{max}(e_j^{lb}, e_j^{ub}) = \min(e_b^{ub}, e_j^{ub}), \quad (16)$$

then λ_b^{max} also yields the maximum WCRT among all possible definitions of λ_b , i.e.,

$$R_{MAX}^{ub}(D_{chain}(\lambda_b^{max})) = \max_{\lambda_b} R_{MAX}^{ub}(D_{chain}(\lambda_b)). \quad (17)$$

Proof. From Eq. (7) in Lemma 4, we know that the WCRT for a given chain is entirely dependent on the execution times of the bottleneck and of every operator following it. Thus, we can construct a maximal λ_b by adjusting the execution time of every operator in the chain. Eq. (14) maximizes the first term on the right-hand side of Eq. (7). Eq. (15) is a necessary condition, as otherwise O_b would not be the bottleneck. Eq. (16) maximizes the second term on the right-hand side of Eq. (7) while ensuring that O_b is still the bottleneck. \square

If any operator's lower bound on execution time is greater than the upper bound of O_b , then no λ_b exists, as it is impossible for O_b to be the bottleneck. In this case, λ_b will not be considered at all in Eq. (13) and in Eq. (18) below.

Since λ_b^{max} is easy to compute using Eqs. (14) to (16), we can also compute $R_{OPT}^{ub}(D_{chain})$ efficiently using:

$$R_{OPT}^{ub}(D_{chain}) = \max_{b=1}^n R_{MAX}^{ub}(D_{chain}(\lambda_b^{max})). \quad (18)$$

VI. DAG MODELING

Recall Example 3 from Section III. We demonstrated that using a naive approach of enumerating all paths in the DAG, deriving an upper bound on the response time of each path using the analysis in Section V, and computing the maximum value among these upper bounds can result in an unsafe upper bound on the worst-case response time of the DAG. In other words, two or more paths in a DAG may interact through both upstream and downstream conditions to result in additional delays that do not exist in linear chains. We therefore define a different response-time analysis for DAGs.

Analogous to the worst-case execution time of an operator, we first define the worst-case inter-processing delay for each operator in the DAG. This differs from the worst-case execution time when two or more paths diverge from that operator. For




Fig. 8. An example showing an inter-processing delay calculation for the operators A and B. The number contained within each operator represents its execution time. Per Lemma 6, the inter-processing delay of B is defined as the longest path in terms of execution time from B to C, excluding the execution time of C. This comes to $500 + 200 = 700$, with the operators used in the calculation shown with dashed outlines. The longest path from A to D includes both the operators with a dashed outline and those with a bold outline. Thus, A's inter-processing delay is $300 + 500 + 200 + 100 = 1100$.

instance, consider an operator O_f from which P paths diverge, which then converge back at operator O_g . Suppose each path i corresponds to a segment $S_i = \{O_f, O_{i_1}, O_{i_2}, \dots, O_{i_{n_i}}, O_g\}$ consisting of n_i operators other than O_f and O_g .

Definition 4. Assuming operator O_f never waits for inputs, and assuming operator O_g incurs no delays due to downstream conditions, the *worst-case inter-processing delay* δ_f^{ub} of O_f is defined as the maximum delay between any two of its consecutive outputs. Formally, if O_f finishes processing the k^{th} input at time t_k , then $\delta_f^{ub} = \max_k(t_{k+1} - t_k)$.

Lemma 6. δ_f^{ub} is the sum of O_f 's own WCET and the WCETs of all operators on the longest path up to and excluding O_g , i.e.,

$$\text{if } x = \arg \max_{i=1}^P \sum_{k=1}^{n_i} e_{i_k}^{ub} \text{ then } \delta_f^{ub} = e_f^{ub} + \sum_{k=1}^{n_x} e_{x_k}^{ub}. \quad (19)$$

Proof. Consider the case where O_f has a direct edge to O_g , i.e., some path P_y consisting of no other operators (e.g., edge A in Fig. 6). This is the worst case as O_f cannot start processing an input until queue $Q_{f,g}$ is empty, and O_g cannot start processing the input from $Q_{f,g}$ before inputs from all other paths are available, including from path P_x (the longest path between O_f and O_g). In this case, the entire path latency of P_x is added to O_f 's worst-case inter-processing delay, in addition to O_f 's own WCET. Hence, $\delta_f^{ub} = e_f^{ub} + \sum_{k=1}^{n_x} e_{x_k}^{ub}$. \square

See Fig. 8 for an example inter-processing delay calculation. For operators from which multiple paths do not diverge, i.e., they have only one following operator (like in a linear chain), their worst-case inter-processing delay is same as their worst-case execution time. Formally, as well, in the definition of δ_f^{ub} in Lemma 6, the summation term is zero as there are no paths with additional operators between O_f and O_g .

Corollary 1. If O_f has only one outgoing edge ($O_f \rightarrow O_g$) (like in a linear chain), then $\delta_f^{ub} = e_f^{ub}$.

Note that Lemma 6 defines δ_f^{ub} pessimistically. It assumes there exists an edge between O_f and O_g even though there may not be such an edge in reality. For instance, when defining the worst-case inter-processing delay for O_1 in the DAG illustrated Fig. 4, Lemma 6 assumes a DAG as shown in Fig. 9 with an additional and direct path C connecting O_1 and O_5 .




Fig. 9. A modified version of Fig. 4, with a new path from source to sink (Path C). Despite the difference in structure, the two graphs are identical in terms of worst-case inter-processing delays.

A consequence of this pessimistic assumption is that the operator with the maximum worst-case inter-processing delay, say O_x , may not necessarily be the bottleneck, as its worst-case delay may never be realized in practice. Instead, a different operator, say O_y , with a smaller but tighter maximum worst-case inter-processing delay may become the bottleneck, resulting in a different worst-case response-time bound. This new bound may in fact be worse if O_y is positioned much later in the DAG, i.e., $y \gg x$ (assuming operators are numbered incrementally from source to sink), which forces a longer prefix of operators to process their respective inputs at O_y 's rate.

For instance, in Example 3, Lemma 6 computes a worst-case inter-processing delay of $\delta_1^{ub} = 1000 \text{ ms}$ for operator O_1 . However, the schedule in Fig. 5 suggests that the effective maximum inter-processing delay of O_1 is only 600 ms , and the resulting worst-case response time is 1600 ms . Now, suppose we add a new operator O_6 after the sink node O_5 , with an edge $O_5 \rightarrow O_6$, and with the highest execution time $e_5 = 900 \text{ ms}$. The worst-case inter-processing delay for O_6 is $\delta_6^{ub} = e_6 = 900 \text{ ms}$, which is a tight bound, unlike δ_1^{ub} . Hence, although $\delta_1^{ub} > \delta_6^{ub}$, O_6 becomes the bottleneck in practice. Moreover, since it is the last operator, it limits the processing rate of all previous operators, resulting in a much higher worst-case response time of 4500 ms (as analyzed using Lemma 11 later in this section). Hence, compared to our linear chain analysis, we adopt a more nuanced approach for analyzing DAGs that considers all possible operators as bottleneck candidates.

A. DAG with MAX Execution Times

We compute the maximum possible response time assuming that operator O_b with a worst-case inter-processing delay of δ_b^{ub} is the bottleneck (Lemmas 7 to 10). Once we have a formula for the worst-case response time of that DAG assuming O_b is the bottleneck (Lemma 10), we apply this bound to all operators in D , taking the maximum to be the worst-case response time of the whole DAG (Lemma 11).

Lemma 7. Let P_{after} denote the set of all paths from O_b to O_{sink} . Each path i corresponds to a segment $S_i = \{O_b, O_{i_1}, O_{i_2}, \dots, O_{i_{n_i}}, O_{\text{sink}}\}$ consisting of n_i operators other than O_b and O_{sink} . Let $\Delta_{\text{after } O_b}$ denote an upper bound on the maximum delay that any input through D incurs after

being processed by O_b . $\Delta_{after\ O_b}$ is the sum of all execution times except that of O_b on the slowest path in P_{after} , i.e.,

$$\Delta_{after\ O_b} = \sum_{k=1}^{n_x} e_{x_k}^{ub} + e_{sink} \text{ where } x = \underset{i=1}{\operatorname{argmax}}^{[P_{after}]} \sum_{k=1}^{n_i} e_{i_k}^{ub}. \quad (20)$$

Proof. We proceed similar to the proof of Lemma 2. Since O_b is the bottleneck operator, it produces its output slower than any downstream operator, at a rate upper-bounded by its worst-case inter-processing delay. Hence, no data item has to wait in any of its downstream queues. Thus, the worst-case delay $\Delta_{after\ O_b}$ incurred by any input after O_b is simply the sum of all execution times on the slowest path in P_{after} . \square

Lemma 8. Let P_{before} denote the set of all paths from O_{src} to O_b . Each path k corresponds to a segment $S_k = \{O_{src}, O_{k_1}, O_{k_2}, \dots, O_{k_{m_k}}, O_b\}$ consisting of m_k operators including O_{src} and O_b . Let $\Delta_{before\ O_b}$ denote an upper bound on the maximum delay that any input through D incurs before being processed by O_b . $\Delta_{before\ O_b}$ depends on the length of the shortest path in P_{before} and is defined as follows:

$$\Delta_{before\ O_b} = \delta_b^{ub} \cdot m_y \text{ where } y = \underset{k=1}{\operatorname{argmin}}^{[P_{before}]} m_k. \quad (21)$$

Proof. In the worst case, all operators in all paths in P_{before} are either directly or transitively waiting on a downstream queue just before O_b , which is the bottleneck. When this happens, operators in the paths in P_{before} are not processing any inputs but simply holding an input in their respective input queues.

It must be noted that all paths in P_{before} derive their inputs simultaneously from O_{src} . Therefore, all paths in P_{before} must always hold the same number of inputs at any point of time. For example, if the lengths of two paths in P_{before} are 4 and 5, then maximum 4 inputs will be processed and held in each of the two paths. Hence, the number of pending inputs in P_{before} is determined by the shortest path, i.e., the path with the fewest number of operators (or the fewest number of queues).

Furthermore, as we show in the proof of Lemma 1, the effective service rate of all operators on this path decreases to that of O_b . Hence, the longest time it takes these inputs to move through this path is upper-bounded by $\delta_b^{ub} \cdot m_y$, where m_y is the length of the shortest path before and including O_b . \square

Lemma 9. Let P denote the set of all paths from O_{src} to O_{sink} . Each path j corresponds to a segment $S_j = \{O_{src}, O_{j_1}, O_{j_2}, \dots, O_{j_{l_j}}, O_{sink}\}$ consisting of l_j operators other than O_{src} and O_{sink} . Let z be the longest path in P in terms of total execution time. Let q be the longest path in P of which O_b is a part of, i.e., $O_b \in S_q$. The maximum delay that an input through DAG D can incur increases by the difference

in execution time between z and q . That is,

$$\Delta_{longest\ O_b} = \sum_{k=1}^{l_z} e_{z_k}^{ub} - \sum_{k=1}^{l_q} e_{q_k}^{ub} \text{ where} \quad (22)$$

$$z = \underset{1 \leq j \leq |P|}{\operatorname{argmax}} \sum_{k=1}^{l_j} e_{j_k}^{ub} \text{ and } q = \underset{1 \leq j \leq |P| \wedge O_b \in S_j}{\operatorname{argmax}} \sum_{k=1}^{l_j} e_{j_k}^{ub}.$$

Proof. If O_b is not on the path z , then at some point, an item moving through O_b 's path may need to wait for an input belonging to z to arrive to the operator where both paths join. The worst-case increase in delay due to this occurrence is equal to the difference in the execution time between the two paths, or the amount of time the item moving through q must wait for the item moving through z to arrive. If $z = q$, then the difference between their total execution times is 0. \square

Lemma 10. If y is the shortest path from O_{src} to O_b with length m_y , excluding O_b , and x is the slowest path from O_b to O_{sink} , with length n_x , the worst-case response time of D in the MAX case, assuming that O_b is the bottleneck, is bounded by

$$R_{MAX}^{ub}(D)_b = \Delta_{before\ O_b} + e_b + \Delta_{after\ O_b} + \Delta_{longest\ O_b} \quad (23)$$

Proof. Follows from Lemmas 7 to 9. \square

Lemma 11. If D is an arbitrary DAG with r operators, the worst-case response time of D in the MAX case is bounded:

$$R_{MAX}^{ub}(D) = \max_{\forall r} R_{MAX}^{ub}(D)_r \quad (24)$$

Proof. Lemma 10 bounds the worst-case response time an input can suffer in a DAG for which we know O_b is the bottleneck. Assuming each operator in the DAG to be the bottleneck, and taking the maximum over all possible WCRTs bounds the worst-case response time through the DAG. \square

Using these results requires identifying, for each operator where paths diverge, the first operator at which those paths come back together (i.e., O_f and O_g in Lemma 6, respectively). This can be done by constructing the *postdominator* tree corresponding to D . The algorithm to identify dominance is quadratic in theory, but much faster in practice [10].

B. DAG with OPT Execution Times

Like in Section V-B, to facilitate response-time analysis in the OPT case, we define a parameterized instance $D(\lambda) = (V(\lambda), E(\lambda))$. Each operator O_i in $V(\lambda)$ requires $\lambda(e_i^{lb}, e_i^{ub}) \in [e_i^{lb}, e_i^{ub}]$ time to process an input in the OPT case. The WCRT of D in the OPT case is upper-bounded by the maximum MAX-case WCRT across all possible definitions of λ , i.e.,

$$R_{OPT}^{ub}(D) = \max_{\forall \lambda} R_{MAX}^{ub}(D(\lambda)). \quad (25)$$

Section V-B proposed an efficient method to compute the OPT-case WCRT for linear chains. We reuse this methodology for arbitrary DAGs. First, we refine Eq. (25) as follows,

$$R_{OPT}^{ub}(D) = \max_{b=1}^n \max_{\forall \lambda_b} R_{MAX}^{ub}(D(\lambda_b)), \quad (26)$$

where λ_b denotes any definition for which the bottleneck is operator O_b . More formally, this means any definition where:

$$R_{MAX}^{ub}(D(\lambda_b)) = \max_{\forall r} R_{MAX}^{ub}(D(\lambda_b))_r \quad (27)$$

Lemma 12. If λ_b^{max} is defined as follows:

$$\lambda_b^{max}(e_b^{lb}, e_b^{ub}) = e_b^{ub}, \quad (28)$$

$$\forall j > b: \lambda_b^{max}(e_j^{lb}, e_j^{ub}) = e_j^{ub}, \quad (29)$$

$$\forall i < b: \lambda_b^{max}(e_i^{lb}, e_i^{ub}) = e_i^{lb}, \quad (30)$$

$$\forall z_k: \lambda_b^{max}(e_{z_k}^{lb}, e_{z_k}^{ub}) = e_{z_k}^{ub}, \quad (31)$$

then λ_b^{max} also yields the maximum WCRT among all possible definitions of λ_b , i.e.,

$$R_{MAX}^{ub}(D(\lambda_b^{max})) = \max_{\forall \lambda_b} R_{MAX}^{ub}(D(\lambda_b)). \quad (32)$$

Proof. The greatest difference between this scenario and the linear chain is the presence of $\Delta_{longest\ O_b}$. This term subtracts an amount equal to $\sum_{k=1}^q e_{q_k}^{ub}$ from the WCRT, where q is defined in Lemma 9. Notice that all the execution times after O_b are added in $\Delta_{after\ O_b}$. These terms always cancel out, so we do not need to consider that part of the subtraction in the optimization. This means the only part of the subtraction remaining corresponds to the operators before O_b , the executions time of which we can minimize without affecting other parts of the equation.

We construct a maximum λ_b by adjusting the execution times of every relevant operator in the DAG.

Eq. (28) is the first part of maximizing $\Delta_{before\ O_b}$, as e_b is a component of δ_b^{ub} and is also itself part of Eq. (23).

Eq. (29) is the second part of maximizing $\Delta_{before\ O_b}$, as well as maximizing $\Delta_{after\ O_b}$. $\Delta_{before\ O_b}$ is maximized because all operators from O_b to its postdominator are a component of δ_b^{ub} , as shown in Lemma 6.

Eq. (30) is the first part of maximizing $\Delta_{longest\ O_b}$, as these are the negative execution times within that expression that do not cancel with another term.

Eq. (31) is the second part of maximizing $\Delta_{longest\ O_b}$. This maximizes the execution times along z , the path from source to sink with the greatest total execution time. Note that if $z = q$, this condition contradicts with Eq. (30) because we would be trying to maximize execution times in z while minimizing them in q . This does not matter, as if we ignore the two contradictory conditions, we are left with Eq. (28) and Eq. (29), which maximize all parts of Eq. (23) aside from $\Delta_{longest\ O_b}$, which is 0 if $z = q$. \square

We can thus compute $R_{OPT}^{ub}(D)$ efficiently using:

$$R_{OPT}^{ub}(D) = \max_{b=1}^n R_{MAX}^{ub}(D(\lambda_b^{max})). \quad (33)$$

VII. EVALUATION

We evaluate the pessimism and scalability of our analytically derived response-time upper bounds using real-world Holoscan applications and larger synthetic DAGs. We use results from discrete event simulations as well as measurements from an NVIDIA embedded platform as baselines. Specifically, we use

the NVIDIA Jetson AGX Orin Developer Kit featuring a 12-core Arm Cortex-A78AE CPU and 64GB RAM for experiments. It runs a Ubuntu-based Linux for Tegra (L4T) OS, with kernel 5.15. The CPU frequency is fixed at 2.2 GHz (maximum). We run all experiments with Holoscan version 0.6.0 (we have also reproduced all results with Holoscan version 2.2.0).

Our discrete event simulator is designed to mimic the behavior of the Holoscan framework. Each application is run for 30 minutes of simulated time. These simulations are also used in the scalability study to efficiently find WCRTs of large synthetic DAGs to compare against our analysis. For measurements on the NVIDIA hardware, we encode the graph structures into Holoscan applications using placeholder operators that busy-wait for their designated execution time upon each invocation. We run each graph variation for 30 minutes and measure the performance using Holoscan's Data Flow Tracking feature. We assume that new input is always available to the source operator immediately after it consumes its previous input. For our theoretical bounds, we use the analyses described in the previous sections. The average time to compute a theoretical response-time bound for a graph variation is 0.4 ms.

As part of evaluation on the NVIDIA hardware, we also characterize the overheads associated with running a Holoscan application, which correspond to the closed-source part of the GXF backend engine, Linux scheduling, and related system software underneath – components we have not modeled as part of our response-time analysis (Section VII-C). Our overhead analysis reveals a fairly straightforward relationship with the number of Holoscan operators in an application, but more in-depth analysis is reserved for future work.

A. Workloads

The HoloHub repository by NVIDIA provides a number of realistic example applications in medical devices, radio signal processing and other industries, which are used as prototypes for production-quality software by commercial vendors [6]. For evaluation, we use the DAG structures extracted from these existing 50 HoloHub applications. We exclude simplistic applications (such as with only two or three operators) and eliminate isomorphic and unconnected examples, leaving only unique graphs in our evaluation set. Fig. 13 shows the final eight types of DAG structures evaluated in this work.

For each graph, we create n variations, where n is the number of operators in the graph. The variations differ in terms of the WCET assigned to each operator, which we randomly select from the interval $[100\ ms, n * 100\ ms]$. We increase the upper bound based on the number of total operators in an application to allow a wider execution time range. Additionally, we enforce a condition that for each operator in the graph, there is one variation in which it has the greatest WCET across all operators. This is to help ensure that our randomly generated variations do not overly favor certain configurations (e.g., the source operator having the greatest WCET in every variation).




Fig. 10. Analysis versus simulation




Fig. 11. Analysis versus measurements




Fig. 12. Overhead measurement for linear chains




Fig. 13. Holoscan application DAGs used for evaluation

B. Evaluation in Simulation

Fig. 10 plots simulated worst-case response times against our predicted worst-case response times for different graph applications and variations. Our proposed algorithm provides a close upper bound on the WCRT for every graph variation. Most applications and variations are on or close to the identity line, signifying a close match between predicted and simulated worst-case response times. We also note that no simulated WCRT is greater than our predicted upper bound, demonstrating the safety of our model and response-time analysis.

The results show that most graph structures have a similar relationship between their corresponding predicted and simulated WCRT across all variations. Our analysis is conservative for all variations of certain graph structures, particularly Endoscopy Depth Estimation (CLAHE) (A) and MultiAI Ultrasound (H). Their simulated WCRT are several hundred milliseconds below our derived theoretical upper bounds. Our Section VI analysis makes a worst-case assumption about path length in Lemma 6, where we assume the existence of a direct edge between two operators which may not exist. This sometimes leads to an overly conservative, although safe, upper bound.

C. Evaluation on an Embedded Platform

We also evaluated HoloHub applications on an AGX Orin developer kit. The high-level difference between our simulated WCRTs and observed WCRT on AGX Orin is the presence of overheads. Here, overhead is defined as any part of the overall response time of a data item, which is not the result

of queuing and operator execution, and thus not part of our system model. As our response-time upper bounds can be very close to simulated WCRTs, as demonstrated in the previous section, even a minimal amount of execution overhead on real hardware will lead to underpredicting the WCRT of an application. Therefore, we perform a preliminary analysis of Holoscan system overheads to facilitate comparison of observed WCRTs with our theoretically derived bounds.

NVIDIA’s Graph Execution Framework (GXF), which Holoscan uses as a backend execution engine, is partially open-source (only header files are available), restricting us from analyzing the source code to accurately model the overhead of scheduling operators belonging to a specific application in Linux. Instead, we empirically predict the overhead by carrying out experiments over different DAG structures. We experiment with increasing the length of linear chains of operators, like those shown in Fig. 3. We fix each operator’s execution time at 100 ms and use the default conditions at the input and output ports. Fig. 11 plots the theoretical WCRT using our response-time analysis (simple to calculate as there should be no queuing or blocking) against the observed WCRT. It shows minimal overheads due to scheduling of operators by the GXF engine on Linux. We also observed that multiple paths in a DAG do not add any extra overheads compared to the longest linear chain of operators. Based on this empirical observation, we add 3 ms as overhead per operator in the longest linear chain in an application DAG, to achieve a safe and reliable upper bound for the NVIDIA hardware.

The theoretical WCRT including the heuristic overheads and the observed WCRT on AGX Orin for HoloHub application DAGs are shown in Fig. 12. Our response-time analysis again provides a close upper bound for most graphs, with no observed WCRTs exceeding our upper bounds. Although system overheads play an important role in achieving close upper bounds, they are orthogonal to our response-time analysis of Holoscan applications.

D. Scalability Study

Current Holoscan applications have only a small number of operators, but this is not a limitation inherent to our system model. To evaluate how our analysis fares for larger graphs, we randomly generate 50 synthetic series-parallel DAGs of increasing size using the Open Graph Drawing Framework




Fig. 14. Analysis vs. sim. for synthetic DAGs




Fig. 15. Relative pessimism versus edge count




Fig. 16. Analysis time versus node count

(specifically the ‘randomSeriesParallelDAG’ function) [11]. We consider series-parallel DAGs because all the HoloHub application graphs we have analyzed are series-parallel. The set of 50 graphs we consider consists of 10 graphs with 20, 40, 60, 80, and 100 edges each. We generate 10 sets of random execution times for these graphs for a total of 500 variations. We then simulate the execution of each graph for approximately an hour of simulated time. Fig. 14 compares the WCRTs derived from simulation to those predicted by our algorithm. We observe a higher, more variable degree of pessimism.

For a clearer understanding of the pessimism incurred, Fig. 15 compares the number of edges in each graph to its *relative* pessimism. The relative pessimism of the different graphs has a weak positive correlation with edge count. Pessimism in our analysis does not strictly scale linearly with the size of the graph, but is rather inherent to the specific structure of the graph. A graph with 70 nodes may suffer less pessimism than a graph with 30, depending on the unique structure of each. Fig. 16 shows the relationship between node count and analysis time. While the analysis time grows with the node count, it still remains manageable for even large DAGs, which are expected for NVIDIA Holoscan applications.

VIII. RELATED WORK

Many real-time scheduling works build upon Graham’s classic worst-case response time bound for a DAG task described in [12]. For example, He et al. [13] dominate the classic bound by optimizing the order in which vertices are executed, and many other works such as [14] or [15] use the bound as a starting point. These works on traditional DAG tasks only consider precedence constraints between vertices, as their main focus is on scheduling. In contrast, we model both upstream and downstream constraints between subtasks, meaning even the pessimistic Graham bound can be surpassed by a simple construction (such as the second DAG in Fig. 3).

More similar to the specifics of our work is the literature on synchronous data flow (SDF), which was first formalized by Lee et al. [16]. SDF deals with data flow between tasks whose rates of data consumption and production are known *a priori*.

We believe the SDF model is general enough to allow for the modeling of Holoscan applications, but have not found a WCRT analysis for SDF that aligns with our objectives. In fact, a common approach for SDF analysis is to transform the

graphs into a set of independent tasks and use existing hard-real-time scheduling algorithms, as in [17] and [18]. These techniques rely on assumptions incompatible with our system model. Most critically, they require that tasks are periodic with period T_i and a relative deadline D_i such that $D_i < T_i$. This precludes the possibility of queuing, as a task will always have either finished processing or have violated its deadline by the time a new task arrives. As much of our analysis depends on delays introduced by queuing and blocking, this approach is incompatible with our model.

The authors of [19] do conduct analysis on an SDF to find a WCRT bound, but this setting also has the aforementioned periodic activations, in this case of a job consisting of multiple task rather than independent tasks. The SDF analysis in [20] is more similar to our own in terms of assumptions, but it focuses on throughput, while our objective is a WCRT bound.

Also similar to our work are response-time analyses of frameworks comparable to Holoscan, such as ROS 2. In particular, the relation between ROS 2 components has been modeled as a DAG in [21] and [22].

IX. CONCLUSION AND FUTURE WORK

Our novel static analysis bounds worst-case end-to-end response times for Holoscan applications. The analysis relies on a DAG of Holoscan operators and their scheduling conditions dependent on communication data buffers. We derived a reliable upper bound for the WCRT of a linear chain of operators and successfully extended this approach to a more complex DAG of operators. Our theoretical analysis was rigorously validated against real-world applications from the NVIDIA HoloHub, demonstrating that our WCRT bounds closely approximate actual performance, achieving within 99% accuracy of empirical measurements on NVIDIA hardware.

This analysis marks the first response-time analysis of Holoscan applications, helping the development of reliable medical devices. However, there is still pessimism inherent to these bounds, which could be mitigated through further refinement that relaxes some of our worst-case assumptions.

While this initial evaluation was conducted on a single Holoscan platform, future work will assess the adaptability of our theoretical framework across various SoCs. Additionally, we plan to explore more scheduling policies that incorporate both Linux thread and GPU task management.

REFERENCES

- [1] NVIDIA, “Holoscan SDK - GitHub,” <https://github.com/nvidia-holoscan/holoscan-sdk>, 2024.
- [2] Activ Surgical, “Activ Surgical aims to bring real-time AI to their surgery platform using NVIDIA Clara Holoscan on newly-launched NVIDIA IGX,” <https://www.activsurgical.com/news/nvidia-launches-igx-edge-ai-computing-platform-for-safe-secure-autonomous-systems%ef%bf%bc>, 2022.
- [3] FIERCE Biotech, “Medtronic adds Nvidia’s AI to colorectal polyp-spotting software,” <https://www.fiercebiotech.com/medtech/medtronic-adds-nvidias-ai-colorectal-polyp-spotting-software>, 2022.
- [4] NVIDIA, “NVIDIA Jetson Orin,” <https://www.nvidia.com/en-us/autonomous-machines/embedded-systems/jetson-orin/>, 2024.
- [5] —, “Data Flow Tracking,” https://docs.nvidia.com/holoscan/sdk-user-guide/flow_tracking.html, 2024.
- [6] —, “HoloHub - GitHub,” <https://github.com/nvidia-holoscan/holohub>, 2024.
- [7] —, “GXF Core Concepts,” https://docs.nvidia.com/holoscan/archive/0.6/gxf/gxf_core_concepts.html, 2023.
- [8] —, “HoloHub - Endoscopy Tool Tracking,” https://github.com/nvidia-holoscan/holohub/tree/main/applications/endoscopy_tool_tracking, 2024.
- [9] —, “Double Buffer Receiver C++ Class Definition,” https://docs.nvidia.com/holoscan/sdk-user-guide/api/cpp/classholoscan_1_1doublebufferreceiver.html#exhale-class-classholoscan-1-1doublebufferreceiver, 2024.
- [10] K. D. Cooper, T. J. Harvey, and K. Kennedy, “A simple, fast dominance algorithm,” *Software Practice & Experience*, vol. 4, no. 1-10, pp. 1–8, 2001.
- [11] M. Chimani, C. Gutwenger, M. Jünger, G. W. Klau, K. Klein, and P. Mutzel, “The open graph drawing framework (ogdf),” *Handbook of graph drawing and visualization*, vol. 2011, pp. 543–569, 2013.
- [12] R. L. Graham, “Bounds on multiprocessing timing anomalies,” *SIAM Journal on Applied Mathematics*, vol. 17, no. 2, pp. 416–429, 1969. [Online]. Available: <http://www.jstor.org/stable/2099572>
- [13] Q. He, X. Jiang, N. Guan, and Z. Guo, “Intra-task priority assignment in real-time scheduling of dag tasks on multi-cores,” *IEEE Transactions on Parallel and Distributed Systems*, vol. 30, pp. 2283–2295, 10 2019.
- [14] M. A. Serrano, A. Melani, R. Vargas, A. Marongiu, M. Bertogna, and E. Quinones, “Timing characterization of openmp4 tasking model,” in *2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)*. IEEE, 2015, pp. 157–166.
- [15] J. Sun, N. Guan, J. Sun, and Y. Chi, “Calculating response-time bounds for openmp task systems with conditional branches,” in *2019 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)*, 2019, pp. 169–181.
- [16] E. Lee and D. Messerschmitt, “Synchronous data flow,” *Proceedings of the IEEE*, vol. 75, no. 9, pp. 1235–1245, 1987.
- [17] M. A. Bamakhrama and T. P. Stefanov, “On the hard-real-time scheduling of embedded streaming applications,” *Des. Autom. Embedded Syst.*, vol. 17, no. 2, p. 221–249, jun 2013. [Online]. Available: <https://doi.org/10.1007/s10617-012-9086-x>
- [18] J. Spasic, D. Liu, E. Cannella, and T. Stefanov, “Improved hard real-time scheduling of csdf-modeled streaming applications,” in *2015 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)*, 2015, pp. 65–74.
- [19] J. Choi and S. Ha, “Worst-case response time analysis of a synchronous dataflow graph in a multiprocessor system with real-time tasks,” *ACM Trans. Des. Autom. Electron. Syst.*, vol. 22, no. 2, jan 2017. [Online]. Available: <https://doi.org/10.1145/2997644>
- [20] A. Ghamarian, M. Geilen, S. Stuijk, T. Basten, B. Theelen, M. Mousavi, A. Moonen, and M. Bekooij, “Throughput analysis of synchronous data flow graphs,” in *Sixth International Conference on Application of Concurrency to System Design (ACSD’06)*, 2006, pp. 25–36.
- [21] D. Casini, T. Blaß, I. Lütkebohle, and B. Brandenburg, “Response-time analysis of ros 2 processing chains under reservation-based scheduling,” in *31st Euromicro Conference on Real-Time Systems*. Schloss Dagstuhl, 2019, pp. 1–23.
- [22] T. Blaß, D. Casini, S. Bozhko, and B. B. Brandenburg, “A ros 2 response-time analysis exploiting starvation freedom and execution-time variance,” in *2021 IEEE Real-Time Systems Symposium (RTSS)*. IEEE, 2021, pp. 41–53.