


# Bipolar junction Transistor (BJT)




E = Emitter  $\rightarrow$  highly doped

B = Base  $\rightarrow$  lightly doped

C = Collector  $\rightarrow$  medium doped

Symbol



Bipolar

$\hookrightarrow$  Current flows due to two types of charge carriers i.e. electrons & holes

Trans carriers flow from high Resistance regions to low resistance  $\rightarrow$  Transistor  
& vice versa

- \* Emitter: Source of charge carriers (medium Area)
- \* base: of base is heavily doped as Emitter base & Base are of opposite nature (P-N) or (N-P)
- ↳ Base is lightly doped to reduce combination of holes &  $\rightarrow$  Base size is small (small)
- \* Time taken by charge carriers across base  
Called as Transit time  
This may less so area is small

- \* Collector: kept large and medium doped as charge carriers are already present & more carriers will come as more charge carriers are present in collector. So due to collision, energy generated which dissipate power to move in different direction so if the collector region will be large ~~big~~ then the area will be more which consequently helps in less collision.
- \* for amplifying we need the configuration of  $n-p-n$  &  $p-n-p$ .

### Different Biasing Transistor

①

 $J_E$        $J_C$  $F_B$  $F_B \rightarrow$ 

Saturation

Region

 $C_f \downarrow I_{C \max}$  $V_{CE} = 0.2V$ 

III

 $S_C$ 

②

 $J_E$  $J_C$  $R_B$  $R_B$ cutoff  
Region $C_f \downarrow I_{C \geq 0}$  $V_{CE \max} = V_{OC}$

③ JE J<sub>c</sub> forward  
FB R<sub>B</sub> → Active  
Region

→ Transistor  
behaves as  
Amplifier


④ JE J<sub>c</sub>  
RB FB → Reverse  
Active  
Region


→ Gain is negligible  
so trans. cannot be  
used as amplifier

- External voltage supply which is supplied to device biasing

### Introduction of BJT


- \* BJT stands for Bipolar junction Transistor)
- \* It is a Bipolar device i.e. current is carried by both  $e^-$  & holes so it has both majority carriers & minority carriers. It is a three layer p junction device first junction is formed b/w Anode & Base second junction is formed b/w base & collector.
- \* Anode is highly doped to inject its majority carriers into base & is provided with medium area
- \* Base is lightly doped to reduce the recombination & is provided with smallest area to reduce the transit time it is the time taken by charge carriers in moving from Anode to collector.
- \* Collector is moderately doped & it is provided with largest Area to withstand heat dissipation.





$$I_E = I_B + I_C$$

- In N-P-N transistor current is dominated by electrons, in P-N-P transistor current is dominated by holes
- NPN & PNP transistor complementary transistor because direction of current majority carriers & voltages are opposite in both cases



Diffusion Current :-  $I_E, I_B, I_C$

Shift Current or leakage Current :-  $I_{C0}$

Reverse saturation Current

There are two types of current which flows in Transistor

1. Diffusion Current

When charge carriers move from highly-doped region to low doped Region. The current generated is diffusion current  
OR

Current generated due to majority charge carriers } Emitter, Base & Collector is due to movement majority carriers }

2. Drift Current -  $I_{C0}$  is due to movement of minority charge carriers so it is drift current




$I_{C0}$  is called as Reverse saturation Current or Leakage Current.

~~> Gains of Transistor

i) Alpha ( $\alpha$ )  $\rightarrow$  Gains of CB Config

ii) Beta ( $\beta$ )  $\rightarrow$  gain of CE config

iii) Gamma ( $\gamma$ )  $\rightarrow$  Gain of CC config



~~>  $\alpha \rightarrow 0.6 - 0.999$

typical value of  $\alpha \rightarrow 0.98$

Gains  
 $A_I \downarrow A_V$

$$A_P = A_I A_V$$


$$\beta \Rightarrow 20-200$$

typical value  $\rightarrow 49$

$$f \Rightarrow \beta + 1$$


$$f = \beta + 1$$

- $\alpha$  is called as current gain of common base transistor  
It is slightly less than 1.  $\alpha$  ranges from 0.6 to 0.999  
typical value of  $\alpha$  is 0.98. Maximum value of  $\alpha$  is 1  
(only in ideal transistor)
- $\beta$  is called as current gain of common emitter configuration  $\beta$  ranges from 20 to 200. Its typical value is 49.  $\beta$  is very sensitive to temperature  
in germanium  $\beta$  doubles for every  $60^\circ\text{C}$  & in silicon  
 $\beta$  doubles for every  $45^\circ\text{C}$ .




$$\beta_{DC} = \left| \frac{I_C}{I_B} \right|$$

$$\beta_{AC} = \left| \frac{\partial I_C}{\partial I_B} \right|$$





- Current gain of common collector transistor  
typical value is 60



$I_{CO} \rightarrow$  Reverse saturation current

$I_{CAO}$   
(Collector to base  
current when emitter  
is open circuited)

$I_{CEO}$   
(Collector to emitter  
current when base  
is open circuited)



$$I_C = \alpha I_E + I_{CO}$$

for common base,  $I_C = K I_E + I_{CBQ}$

also  $I_C = I_B + I_R$

$$I_C = \alpha (I_B + I_R) + I_{CBQ}$$

$$I_C(1-\alpha) = \alpha I_B + I_{CBQ}$$

$$I_C = \frac{\alpha}{1-\alpha} I_B + \frac{1}{1-\alpha} I_{CBQ}$$

$$I_C = \beta I_B + (\beta+1) \frac{I_{CBQ}}{1-\alpha}$$

Where,  $\beta = \frac{\alpha}{1-\alpha}$

Q A transistor has  $\alpha = 0.98$  find its  $\beta$ .

$$\beta = \frac{0.98}{0.2} = 99$$

Q A transistor has  $\alpha = 0.99$  find its  $\beta$

$$= \frac{0.99}{0.1} = 99$$

Q A transistor has  $\beta = 49$  find <sup>emitter</sup> current  
 $\rightarrow I_B = 10 \mu A$  collector current

$$\begin{aligned} I_C &= 49 \times 10 \mu A \\ I_E &= I_B + I_C \\ I_E &= \beta I_B \\ &= 49 \times 10 \times 10^{-3} A \\ &= 0.49 A \\ &= 0.49 \text{ mA} \end{aligned}$$

$$\begin{aligned} I_E &= I_B + I_C \\ I_E &= \beta I_B \\ &= 49 \times 10 \mu A \\ &= 5 \text{ mA} \end{aligned}$$

$$0.49 + 10$$


- (v) Transistor has  $\beta = 0.99$ ;  $I_B = 5\text{mA}$  & leakage current of  $10\text{nA}$  find its collector current

$$\begin{aligned} I_C &= 0.99 \times 5 \times 10^{-6} + 10 \times 10^{-9} \\ &= 4.95 \times 10^{-6} + 10^{-8} \\ &= (0.0495 + 1) \times 10^{-8} \\ &= (0.0496) 10^{-8} \\ &= \cancel{0.1 \text{nA}} \\ &= \underline{\underline{496 \mu\text{A}}} \end{aligned}$$


### Types of configuration of BJT

- \* common base configuration
- 2. common emitter configuration
- 3. common collector configuration


#### common base configuration





#### Input characteristics



#### Output characteristics





Ebers-Moll's Model.

- Input characteristics of a transistor is obtained b/w input current and input voltage by keeping output voltage constant.
- Input characteristics of common base transistor is similar to the forward characteristics of diode.



Input characteristics can be explained with the help of Ebers-Moll's model where two diodes  $D_1$  &  $D_2$  are connected back to back. where  $D_1$  is connected in forward bias as per the circuit given below  $D_1$  is connected in FB

$D_2$  "  $R_B$  so  $D_1$  will

conduct &  $D_2$  will remain off so we are getting input characteristics of transistor similar to the forward characteristics of diode  $D_1$

$$\text{Current gain} = \frac{\text{Output Current}}{\text{Input Current}} = \frac{I_C}{I_E} = (\alpha = 1) \text{ i.e. very less}$$

### Output Characteristics



Output characteristics of a transistor is plotted by keeping input current constant.

OC curve can be divided into three regions i.e. saturation, Active and Cut-off region

In saturation region  $I_C$  will be maximum and  $V_C$  will be minimum. In cut-off region  $I_C$  will be minimum &  $V_C$  will be maximum.

### Saturation Region

$$V_{CB} \leq 0.1V$$

$$I_C > 0$$

### Active Region

$$0.1 < V_{CB} < V_{CC}$$

$$I_E > 0$$

### Cut-off Region

$$I_E < 0$$

Saturation region lies in where  $V_{CB} \leq 0.1V$  and  $I_C > 0$ .


### Properties of Common Base Transistor :-

1. It has lowest input resistance (less than 100 ohm).
2. It has highest output resistance (greater than 1 megohm).
3. It has lowest current gain  $A_I = \frac{I_C}{I_E} = \alpha(I)$
4. It has highest voltage gain
5. It has moderate power gain  
(Typical value is 68)

$$A_p = A_v A_I$$

↓      |      ↓  
Moderate      |      Low  
                  ↓  
                  High


6. Phase Shift is  $0^\circ$  or  $360^\circ$




### Applications :-

1. Since current is constant in output it can be used as a Constant Current Source
2. Since voltage gain is highest so it can be used as a Voltage Amplifier.
3. Since there is  $0^\circ$  or  $360^\circ$  phase shift so it can be used as a non-inverting amplifier


### 2. Common Emitter Configuration



Circuit Diagram of CE Configuration



Input characteristics



Output characteristics

$$\text{slope} = -\frac{1}{\text{Output Resistance}}$$

$$\text{Current gain} = \frac{I_c}{I_B} = \beta$$

Properties :- ① It has moderate input resistance around (1 KΩ nm)

- ② It has moderate output resistance (around 50 K - 80 K)
- ③ It has moderate current gain
- ④ " " " voltage gain
- ⑤ " " highest power gain

$$A_p = A_v A_I$$

$\downarrow$        $\uparrow$

highest      moderate



⑥ It has phase shift of  $180^\circ$

### Applications

- ① It is most common & popularly used configuration since it has highest Power gain so this configuration is used Power Amplifier
- ② Since it has phase shift of  $180^\circ$  so it can be used as Inverting Amplifier

(B)

## Common collector configuration



Current gain  $= \frac{I_E}{I_B}$

Slope =  $-1$

Output resistance



## Properties:-

- ① It has ~~low~~ highest Input Resistance
- ② It has lowest Output Resistance
- ③ " highest Current gain  $A_I = \frac{I_E}{I_B} = r$
- ④ " lowest Voltage gain
- ⑤ " moderate Power gain
- ⑥ Phase shift is  $0^\circ$  or  $360^\circ$ .

## Application

- (1) It can be used as Current Amplifier
- (2) It can be used as non-inverting amplifier

DC Loadline & Q-Point



Analysis of To

DC Analysis

(Input signal is set equal to zero)

To calculate Q point, stability & operating current & voltages

AC Analysis

(DC Biasing is grounded)

To calculate  $Z_i$ ,  $Z_o$ ,  $A_V$  &  $A_p$

$Q$  point is function of 3 parameters ( $I_c$ ,  $I_B$ ,  $V_{CE}$ )

Apply KVL in input loop.

$$V_{BB} - I_B R_B - V_{BE} = 0$$

$$\boxed{I_B = \frac{V_{BB} - V_{BE}}{R_B}}$$

$$\boxed{I_C = \beta I_B}$$

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\boxed{V_{CE} = V_{CC} - I_C R_C}$$

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$(1) I_C = \frac{V_{CC} - V_{CE}}{R_C}$$

for  $V_{CE} = 0$

$$\boxed{I_C = \frac{V_{CC}}{\max R_C}}$$

for maximum stability, should be at centre

- DC loadline is a straight line which joins  $P_{max}$  &  $V_{CC}$  or saturation point & cutoff point
- DC loadline is plotted under "Quiescent condition". A transistor is said to be under Quiescent condition when zero input signal is applied
- $Q$  point is called as Quiescent point or operating point. It is function of  $I_B$ ,  $I_C$  &  $V_{CE}$ .

- Q point is temperature sensitive as temperature increases  $T_c$  will increase &  $V_{BE}$  will decrease & Q-point is shift towards saturation Region so transistor will stop working as an amplifier.

similarly Q point is situated near cut-off Region then also negative half of the cycle will be clipped off. Output will be distorted so to get maximum gain in amplifier with distortion less output Q point must be located at the centre of DC loadline.

### Emitter stabilized circuit :-

$$V_{CC}$$

$$I_C = \beta I_B$$

Applying KVL in I/P loop

$$V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$$


$$I_E = (\beta + 1) I_B$$

$$V_{CC} - I_B R_B - V_{BE} - (\beta + 1) I_B R_E = 0$$

$$V_{CC} - I_B (R_B + (\beta + 1) R_E) - V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1) R_E}$$

### fixed Bias circuit :-



$$I_C = \beta I_B$$

Applying KVL in outer loop

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$[V_{CE} = V_{CC} - I_C R_C]$$

$$\text{Similarly also } V_{CF} = V_C - V_E$$

$$V_{BE} = V_B - V_E$$

$$V_{BC} = V_B - V_C$$

Applying KVL in I/P loop

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$\textcircled{1} \quad V_{CC} = 16V$$

$$R_B = 470 \text{ k}\Omega$$

$$R_C = 2.7 \text{ k}\Omega$$

$$\beta = 90$$

Determine  $I_{BQ}$ ,  $I_{CQ}$ ,  $V_{CEQ}$ ,  $i_c$ ,  $V_B$  and  $V_E$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{16 - V_{BE}}{470 \times 10^3} = \frac{16 - 0.7}{470 \times 10^3}$$

$$V_{BE} = V_B - V_E$$

$32 \mu\text{F}$

$$\beta I_B = I_C$$

$$I_C = 90 \left( \frac{16 - V_{BE}}{470 \times 10^3} \right) \Rightarrow 2880 \mu\text{A}$$

$$V_{CE} = 16 - 90 \left( \frac{16 - V_{BE}}{470 \times 10^3} \right) (2.7 \times 10^3)$$

$$V_{CE} = 16 - 90 \left( \frac{16 - V_{BE}}{470} \right) \times 2.7 = 16 - 2.8 \times 2.7 = 16 - 7.56$$

$$V_C = V_E = 10.04 \quad V_{CE} = 18.04 \text{ V}$$

$$V_{BE} = V_B - V_E$$

as  $V_E$  is grounded so  $V_E = 0$

$$V_B = V_{BE}$$

$$V_{CE} = V_C - V_E$$


$$V_{CE} = V_C$$

$$V_{BC} = V_B - V_C$$

$$= V_{BE} - V_{CE}$$

$$= 0.7 - 8.44$$

(2)



Find  $I_C$

$$R_C$$

$$R_B$$

$$V_{CE}$$

$$\textcircled{1} \quad I_C = 40 \times 80 \mu\text{A}$$

$$= 1.2 \text{ mA}$$

$$\textcircled{2} \quad R_C = \frac{12V - 6}{I_C}$$

$$\textcircled{3} \quad R_B = \frac{V_{CE} - V_{BE}}{I_B}$$

$$= \frac{6 - 0.7}{40 \mu\text{A}}$$

$$= \frac{5.3 \text{ V}}{40 \mu\text{A}}$$

$$= \frac{0.132 \times 10^6 \text{ A}}{40 \mu\text{A}}$$

$$= 132 \text{ k}\Omega$$

$$= 6000 \Omega$$

$$= 12$$

$$= 5000 \Omega$$


$$= 5 \text{ k}\Omega$$

$$\textcircled{4} \quad V_{CE} = V_C - V_E$$

$$V_C = 0$$

$$6 \text{ V}$$


\textcircled{5} Voltage Divider configuration



$C_1$  &  $C_2$  are blocking capacitors [open circuited for DC analysis]  
 $C_E \rightarrow$  bypass capacitor

DC Analysis


Exact Analysis  
 Consider input section



Applied Approximate Analysis  
 (use when  $BRE > 10R_E$ )

$$R_{in} = R_E + R_E^2 / (R_E + R_E)$$



To calculate  $R_{in}$  &  $C_{in}$



$$R_{in} = R_E + R_E^2 / (R_E + R_E)$$

$$R_{in} = R_E + R_E^2 / (R_E + R_E)$$

$$R_{in} = R_E + R_E^2 / (R_E + R_E)$$



KVL (Outer loop or Superposition)

$$V_{th} - I_B R_m - V_{BE} - I_E R_E = 0$$

$$I_E = (\beta + 1) I_B$$

$$V_{th} - I_B R_m - V_{BE} - (\beta + 1) I_B R_E = 0$$

$$I_B = \frac{V_{th} - V_{BE}}{R_m + (\beta + 1) R_E}$$

$$I_c = \beta I_B$$


Applying KVL to output section

$$V_{cc} - I_C R_C - V_{ce} - I_E R_E = 0$$

$$I_C = I_E$$

$$V_{CE} = V_{cc} - I_C (R_C + R_E) = 0$$

16/1



Determine

(A)  $I_{BQ}$ (B)  $I_{CQ}$ (C)  $V_{CEO}$ (D)  $V_C$ (E)  $V_E$ (F)  $V_B$ 

$$\beta \times 0.08 \text{ V/L} = (9.1 \text{ V/L})$$

$$8.0 \times 0.08$$

$$640 \text{ V/L} = 71$$

$$\frac{6.9}{6.9+9.1} = \frac{6.9}{16} = 0.431$$

$$R_{in} = \frac{1}{6.2} + \frac{1}{9.1} = \frac{9.1 + 6.2}{6.9 \times 9.1} = \frac{71.1}{627.9}$$

$$R_{in} = \frac{627.9}{71.1}$$

$$R_{in} = 8.931 \text{ kΩ}$$

$$V_{in} = V_{CE} \cdot \frac{R_2}{R_1 + R_2}$$

$$= \frac{16 \times 9.1}{9.1 + 6.2}$$

$$V_{in} = 2.04 \text{ V}$$

$$I_B = \frac{V_{in} - V_{BE}}{R_{in} + (\beta + 1) R_E}$$

$$= 2.04 - 0.7$$

$$1.34$$

$$\begin{aligned}
 I_C &= \beta I_B \\
 &= 80 \times 0.02 A \\
 &= 1.6 A \\
 &= 1.6 \text{ mA}
 \end{aligned}$$

$$\begin{aligned}
 V_{CE} &= 16 - 1.6 (3.9 + 0.68) \\
 &= 16 - 1.6 \times 4.58 \\
 &= 16 - 7.328 \\
 &= 8.672 \text{ V}
 \end{aligned}$$

$$V_{CE} = V_C - V_E$$

~~Ansatz~~

$$V_E = I_E R_E$$

$$\begin{aligned}
 I_E &= I_B + I_C \\
 &= 1.621 \text{ mA}
 \end{aligned}$$

$$\begin{aligned}
 V_E &= 1.621 \times 0.068 \text{ A V} \\
 &= 11.01 \text{ V}
 \end{aligned}$$

$$\begin{aligned}
 V_C &= 8.67 + 0.110 \\
 &= 8.780 \text{ V}
 \end{aligned}$$

$$V_{BE} = V_B - V_E$$

$$\begin{aligned}
 &0.7 + 1.10 \\
 &\therefore = 1.8 \text{ V}
 \end{aligned}$$

## Q) Approximate Analysis


$$V_{BB} \approx V_{CC} R_2$$

$$R_1 + R_2 \\ V_B - V_{BE} - I_E R_E = 0$$

$$I_E = \frac{V_B - V_{BE}}{R_E}$$

$$I_B = \frac{I_E}{\beta + 1}$$

$$I_C = \beta I_B$$



Q) find  $I_c$ ,  $I_E$ ,  $V_E$ ,  $V_{CC}$ ,

$V_{CE}$ ,  $V_B$  &  $R_E$


$$100 \times 0.2 \geq 82$$

$$120 \geq 82 \rightarrow$$

$$V_{CC} = V_C - V_E$$

$$V_{CC} = 10.6 - V_E$$

$$10.6 - (V_E = I_E R_E) - 0.7$$



$$2.02 \times 1.2 = V_B - 0.7 \\ \Rightarrow 1.724$$

$$① I_c = 100 \times 20 \mu A$$

$$\boxed{I_c = 2 \text{ mA}}$$

$$② V_E = I_E R_E$$

$$= 2.02 \times 2$$

$$= 2.04$$

$$\therefore \boxed{(20 \mu A)(101) = I_E = 2.02 \text{ mA}}$$

2.02

classmate

Date \_\_\_\_\_  
Page \_\_\_\_\_

④  $V_{CC} = I_C R_C + V_C$   
 $V_{CC} = 10.6 + 2 \times 2.7$   
 $V_{CC} = 16V$

⑤  $V_{CE} = V_C - V_E = 16 - 2.4$   
 $= 8.2V$

⑥  $V_{BE} = V_B - V_E$   
 $V_B = V_{BE} + U_E$   
 $= 3.2V$

⑦  $V_{BR} = \frac{16 \times 8.2}{8.2 + R_1}$   
 $3.2 = \frac{16 \times 8.2}{8.2 + R_1} \Rightarrow 131.2$

$$26.24 + 3.2R_1 = 131.2$$


$$R_1 = 32.8\Omega$$



# FET (Field Effect Transistor)


## JFET (Junction FET)

$R_i \rightarrow 10^6$  to  $10^8 \Omega$



## MOSFET (Metal Oxide Semiconductor FET)

$R_i \rightarrow 10^{18}$  to  $10^{15} \Omega$



## FET

1. Bipolar Devices
2. presence of leakage current.
3. Thermal stability is less
4. Current - controlled devices
5. Asymmetrical Device



## Unipolar Devices

Absence of leakage current

Comparatively more thermally stable

voltage - controlled devices

## Symmetrical Device

S, D, G

~~Source~~ Source


Drain

Gate

1. FET is a voltage controlled device as operation of FET depends on electric field intensity produced in the channel.
  2. FET is a unipolar device hence it is a majority carrier device i.e. there is no leakage current due to minority charge carriers.
  3. Due to absence of leakage current FET has excellent thermal stability.
  4. When compare to BJT, FET is smaller in size & easier to fabricate and it is a better device as can amplify.
  5. It has three terminals
1. Source (S) - It is source of majority carriers
2. Drain (D) - It is the terminal which drains of majority carriers.
3. Gate (G) - It is the terminal which controls the majority carriers moving from source to drain or indirectly controls the drain current.


Channel - It is the region in b/w two gates.

N-channel JFET :-




## Transfer characteristics :-

Output Current  
vs Input Voltage



## Output characteristics :-



- In open circuit JFET channel cross sectional Area is maximum. When  $V_{ds}$  is applied channel width decreases. Depletion layer will penetrate more into the channel near the drain.
- If JFET channel is wedge-shaped
- In JFET, Gate to source voltage is always operated under Reverse Bias
- The magnitude of gate leakage current  $I_g$  is in  $\mu\text{A}$  (negligible)

classmate

Date \_\_\_\_\_  
Page \_\_\_\_\_

## Explanation of Transfer char

1.  $I_D$  is maximum when  $V_{GS} = 0\text{V}$ , its value is equal to  $I_{DSS}$  this is because maximum channel length is offered
2. when we  $\uparrow V_{GS} \rightarrow GTO$  is more reverse biased The depletion layer will penetrate more into the channel & reduces channel width Therefore most majority carriers will reach drain &  $I_D \downarrow$ .
3. The min ~~voltage~~ gate to source Voltage required to cut-off the channel or to reduce the drain current to 0 is called  $V_{GS(\text{off})}$  or  $V_{BS(\text{off})}$
4. The process where channel width can be altered by varying gate's voltage is called as channel width modulation