

ECE2002 –Digital logic And Design**Embedded Lab-****Fall semester 2020~2021****Slot: L41+L42****E-Record****Experiment No. : 1****Submitted by****Name of the Student: ARPIT PATAWAT****Reg. no.: 19BEC0358**

Q1 -

16	19BEC0358	5. Structural Level	6. Structural Level	7. Gate level	8. Gate level	I.O,I.O,I.O,I.O
----	-----------	---------------------	---------------------	---------------	---------------	-----------------

<p>5.</p>	<p>6.</p>
<p>7.</p>	<p>8.</p>

DLD lab L91+L92
19BEC0358 Arpit

DATE: / /
PAGE NO.:

```
// exp 5
module exp_5(A,B,C,D,E);
input A,B,C;
output D,E;
wire w1,w2,w3,w4,w5;
not K1(w1,B);
xor K2(w2,B,C);
not K3(w3,w2);
and K4(w4,w1,C);
and K5(w5,w3,A);
xor K6(D,A,w2);
or K7(E,w5,w4);
endmodule
```

```
// exp 6
module exp_6(A,B,Bin,Dout,Bout);
input A,B,Bin;
output Dout,Bout;
wire w1,w2,w3,w4;
not K1(w1,A);
xor K2(Dout,A,B,Bin);
and K3(w2,B,w1);
and K4(w3,Bin,w1);
and K5(w4,B,Bin);
or K6(Bout,w2,w3,w4);
endmodule
```

DATE: / /

PAGE NO.:

Arpit

19BEC0358

// exp 7

module exp-7(A,B,X);

input A,B;

output X;

wire w1,w2,w3,w4;

not K1(w1,A);

not K2(w2,B);

not K3(w3,w1,w2);

and K4(w4,A,B);

or K5(X,w3,w4);

endmodule

// exp 8

module exp-8(I,S1,S0,Y3,Y2,Y1,Y0);

Input I,S1,S0;

output Y3,Y2,Y1,Y0;

wire w1,w2;

not K1(w1,S1);

not K2(w2,S0);


and K3(Y3,S1,S0,I);

and K4(Y2,S1,S0,I);

and K5(Y1,w1,S0,I);

and K6(Y0,w1,w2,I);

endmodule



Coding –

