ECE2002 –Digital logic And Design

Embedded Lab-

Fall semester 2020~2021

Slot: L41+L42

E-Record


Experiment No.: <u>6</u>


Submitted by


Name of the Student: ARPIT PATAWAT


Reg. no.: 19BEC0358


a) Design a BCD ripple counter using "T flip flop". Block diagram is given below.


















b) Write a Verilog code for 1011 overlapping sequence detector (Moore or Mealy model)














Here A is initial state, B is final state, X is input and Z is output.











Here A is initial state, B is final state, X is input and Z is output.