

DLD Lab Task → 5  
Slot → 241A L42

DATE: / /

PAGE NO.:


19BEC0358

Aspit

①. ii)

```
module d-flipflop(d, clk, q, qbar, reset, set);  
    input d, clk, reset, set;  
    output reg q, qbar;  
    initial  
    begin  
        q <= 0; qbar <= 1;  
    end  
  
    always @ (negedge clk, reset)  
    begin  
        if (reset == 1)  
        begin  
            q <= 0; qbar <= 1;  
        end  
        if (set == 1)  
        begin  
            q <= 1; qbar <= 0;  
        end  
        if (d == 1)  
        begin  
            q <= 1; qbar <= 0;  
        end  
        else if (d == 0)  
        begin  
            q <= 0; qbar <= 1;  
        end  
    end  
end  
endmodule
```

iv) Write a Verilog program for **Synchronous Positive edge trigger “JK” flip-flop with Synchronous reset & synchronous set.**





Slot  $\rightarrow L41 + L42$

DATE: / /  
PAGE NO: / /

19BEC0358

Arpit

J-K FF

iv) module jk\_flipflop(J, K, clk, Q, Qbar, reset, set);  
input j, k, clk, reset, set;  
output reg, Q, Qbar;  
initial  
begin  
Q <= 0; Qbar <= 1;  
end  
always @(posedge clk)  
begin  
if (reset == 1)  
begin  
Q <= 0; Qbar <= 1;  
end  
if (set == 1)  
begin  
Q <= 1; Qbar <= 0;  
end  
if (j == 0 && k == 0)  
begin  
Q <= Q;  
Qbar <= Qbar;  
end  
if (j == 0 && k == 1)  
begin  
Q <= 0; Qbar <= 1;  
end  
if (j == 1 && k == 0)  
begin  
Q <= 1; Qbar <= 0;  
end

19BEC0358

Arpit

DATE: / /

PAGE NO.:

```
if (j==1 & & k==1)
begin
q <= qbar; qbar <= q;
end
end
endmodule
```

vii) module t-flipflop(t, clk, q, qbar, reset, set);  
t, clk, reset, set;

vii) Write a Verilog program for **Synchronous Positive edge trigger "T" flip-flop with Synchronous reset & set.**



```
if (j==1 & k==1)
begin
q <= qbar; qbar <= q;
end
end
endmodule
```

vii) module t-flipflop(t, clk, q, qbar, reset, set);  
input t, clk, reset, set;  
output reg, q, qbar;  
initial  
begin  
q <= 0; qbar <= 1;  
end  
always @ (posedge clk)  
begin  
if (reset == 1) (t & k = 0)  
begin  
q <= 0; qbar <= 1;  
end  
if (set == 1)  
begin  
q <= 1; qbar <= 0;  
end  
if (t == 0)  
begin  
q <= q; qbar <= qbar;  
end  
if (t == 1)





**b) Write the Characteristic table and Excitation table for “D”, “JK” and “T”**

Arpit

19BEC0358

```

if (t == 1)
begin
  z <= ~z; zbar <= ~zbar;
end
end
endmodule
  
```

b) for D flip flop →

characteristic table					excitation table		
D	q(t)	q(t+1)	D	q(t+1)	q(t)	q(t+1)	D
0	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1
0	1	0	0	0	1	0	0
1	1	1	1	1	1	1	1

$$D = q(t+1)$$

for T flip flop

characteristic table					excitation table		
T	q(t)	q(t+1)	T	q(t+1)	q(t)	q(t+1)	T
0	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1
0	1	0	0	0	1	0	0
1	1	1	1	1	1	1	0

$$q(t+1) = q'(t) \cdot T + q(t) \cdot T'$$

19BEC0358

Ankit

DATE: / /

PAGE NO.:

for JK flip-flop  $\Rightarrow$ ~~characteristic table~~

characteristic table


$Q(t)$	J	K	$Q(t+1)$	J	K	$Q(t+1)$
0	0	0	0	0	0	$Q(t)$
0	0	1	0	0	1	0
0	1	0	1	1	0	1
0	1	1	1	1	1	$Q'(t)$
1	0	0	1			
1	0	1	0			
1	1	0	1			
1	1	1	0			

excitation table  $\Rightarrow$ 

$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$$Q(t+1) = J \cdot Q'(t) + K' \cdot Q(t).$$

c) Write a Verilog code for 3 bit up/down counter





→ Here we are using M as input which will decide our counter as upcounter or downcounter

$M \rightarrow 0 \Rightarrow$  upcounter &  $M \rightarrow 1 \Rightarrow$  downcounter  
 we are using A, B, C inputs for present & Next state, & we are using D flip flop.

	M	Present state			Next state			D Flip Flop		
		A	B	C	A	B	C	D <sub>A</sub>	D <sub>B</sub>	D <sub>C</sub>
m <sub>0</sub>	0	0	0	0	0	0	1	0	0	1
m <sub>1</sub>	0	0	0	1	0	1	0	0	1	0
m <sub>2</sub>	0	0	1	0	0	1	1	0	1	1
m <sub>3</sub>	0	0	1	1	1	0	0	1	0	0
m <sub>4</sub>	0	1	0	0	1	0	1	1	0	1
m <sub>5</sub>	0	1	0	1	1	1	0	1	1	0
m <sub>6</sub>	0	1	1	0	1	1	1	1	1	1
m <sub>7</sub>	0	1	1	1	0	0	0	0	0	0
m <sub>8</sub>	1	0	0	0	0	0	1	0	0	1
m <sub>9</sub>	1	0	0	1	0	0	0	0	0	0
m <sub>10</sub>	1	0	1	0	0	0	1	0	0	1
m <sub>11</sub>	1	0	1	1	0	1	0	0	1	0
m <sub>12</sub>	1	1	0	0	0	1	1	0	1	1
m <sub>13</sub>	1	1	0	1	1	0	0	1	0	0
m <sub>14</sub>	1	1	1	0	1	0	1	1	0	1
m <sub>15</sub>	1	1	1	1	1	1	0	1	1	0



19BEC0358

Arpit

DATE: / /

PAGE NO.:

K-map for  $D_A \rightarrow D_A = \sum m(3, 4, 5, 6, 8, 13, 14, 15)$ 

MA \ BC	00	01	11	10
00			1	
01	1	1		1
11		1	1	1
10	1			

$$D_A = m'AB' + MAC + ABC' + m'A'BC + mA'B'C'$$

Kmap for  $D_B \rightarrow$ 

$$D_B = \sum m(1, 2, 5, 6, 8, 11, 12, 15)$$

MA \ BC	00	01	11	10
00		1		1
01		1		1
11	1		1	
10	1		1	

$$\begin{aligned} D_B &= mB'c' + m'B'c + mBC + m'Bc' \\ &= m(BC + B'c') + m'(Bc' + B'c) \\ &= m(\overline{B \oplus c}) + m'(B \oplus c) \\ &= m \oplus B \oplus c \end{aligned}$$

Kmap for  $D_C \rightarrow$ 


$$D_C = \sum m(0, 2, 4, 6, 8, 10, 12, 14)$$

MA \ BC	00	01	11	10
00	1			1
01	1			1
11	1			1
10	1			1

$$D_C = c'$$

A-rpit

$M=0 \rightarrow$  up Counter  
 $M=1 \rightarrow$  down Counter



### 2 bit up/down Counter using D FF

19BEC0358

Arpit

DATE: / /

PAGE NO.:

```
module updown-Counter (clk, reset);
input clk, reset;
reg [2:0] Count;
reg m;
initial
begin
Count = 3'b000;
end
always @ (negedge clk, reset)
begin
if (m)
begin
if (reset)
begin
Count = Count - 3'b001;
end
else
begin
if (reset)
begin
Count <= 3'b000;
end
Count = Count + 3'b001;
end
end
end
endmodule
```

ModelSim ALTERA STARTER EDITION 10.1b

File Edit View Compile Simulate Add Library Tools Layout Bookmarks Window Help

ColumnLayout AllColumns

Library Objects

File Name Type Path

Value Kind Mode

Ln#

module updown\_counter(clk,reset);

input clk,reset;

reg [2:0]count;

reg m;

initial

begin

count=3'b000;

end

always @(negedge clk,reset)

begin

if(!reset)

begin

count=3'b000;

end

count=count-3'b001;

end

else

begin

if(reset)

begin

count=3'b000;

end

count=count+3'b001;

end

end

endmodule

Transcript

# vaim -voptargs+acc work.updown\_counter

# Loading work.updown\_counter

force -freeze sim:/updown\_counter/reset 0 0

force -freeze sim:/updown\_counter/m 0 0

force -freeze sim:/updown\_counter/clk 0 0, 1

(50 ps) -t 100

VSIM 24> run

# Compile of up down counter.v was successful

VSIM 25> vaim -voptargs+acc work.updown\_counte

# vaim -voptargs+acc work.updown\_counter

# Loading work.updown\_counter

force -freeze sim:/updown\_counter/clk 0 0, 1

(50 ps) -t 100

force -freeze sim:/updown\_counter/reset 0 0

force -freeze sim:/updown\_counter/m 0 0

VSIM 29> run

VSIM 30>

Project: task 5 | Now: 100 ns | Delta: 1

sim:/updown\_counter

ModelSim ALTERA STARTER EDITION 10.1b

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

ColumnLayout AllColumns

Library Objects

File Name Type Path

Value Kind Mode

Ln#

module updown\_counter(clk,reset);

input clk,reset;

reg [2:0]count;

reg m;

initial

begin

count=3'b000;

end

always @(negedge clk,reset)

begin

if(!reset)

begin

count=3'b000;

end

count=count-3'b001;

end

else

begin

if(reset)

begin

count=3'b000;

end

count=count+3'b001;

end

end

endmodule

Transcript

# vaim -voptargs+acc work.updown\_counter

# Loading work.updown\_counter

force -freeze sim:/updown\_counter/reset 0 0

force -freeze sim:/updown\_counter/m 0 0

force -freeze sim:/updown\_counter/clk 0 0, 1

(50 ps) -t 100

VSIM 24> run

# Compile of up down counter.v was successful

VSIM 25> vaim -voptargs+acc work.updown\_counte

# vaim -voptargs+acc work.updown\_counter

# Loading work.updown\_counter

force -freeze sim:/updown\_counter/clk 0 0, 1

(50 ps) -t 100

force -freeze sim:/updown\_counter/reset 0 0

force -freeze sim:/updown\_counter/m 0 0

VSIM 29> run

VSIM 30>

Project: task 5 | Now: 100 ns | Delta: 1

sim:/updown\_counter

Wave - Default

updown\_counter/clk

updown\_counter/reset

updown\_counter/count

updown\_counter/m

Now 100000 ps

Cursor 1 0 ps

99200 ps 99400 ps 99600 ps 99800 ps 100000 ps

