ECE2002 –Digital logic And Design

Embedded Lab-

Fall semester 2020~2021

Slot: L41+L42

E-Record

Experiment No. : 6

Submitted by

Name of the Student: ARPIT PATAWAT

Reg. no.: 19BEC0358

a) Design a BCD ripple counter using "T flip flop". Block diagram is given below.



Task → 6

Slot → L41 + L42

DATE : / /

PAGE NO. :

19BEC0358 Arpit

a)

Present state				Next state				T-flip-flop			
A	B	C	D	A	B	C	D	T_A	T_B	T_C	T_D
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	1	0	0	1



$T_A = AD + BCD$



$T_B = CD$



$T_C = A'D$

$T_D = 1$

19BEC0358 Arpit





19BEC0358 Arpit

```
module bcd_Counter (T, clk, set, reset, A, B);
input clk, set, reset;
input [3:0]A;
output [3:0]B;
output [3:0]T;
// Here [3:0]A represent A,B,C,D resp. Present state
& [3:0]B shows next state rr
wire w1, w2;
assign w1 = A[3] & A[0];
assign w2 = A[2] & A[1] & A[0];
assign T[0] = 1;
assign T[1] = A[0] & ~A[3];
assign T[2] = A[1] & A[0];
assign T[3] = w1 | w2;
t_flipflop k1 (T[0], clk, A[0], B[0], reset, set);
t_flipflop k2 (T[1], clk, A[1], B[1], reset, set);
t_flipflop k3 (T[2], clk, A[2], B[2], reset, set);
t_flipflop k4 (T[3], clk, A[3], B[3], reset, set);
endmodule
```




ModelSim ALTERA STARTER EDITION 10.1b
File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help
sim - Default
Instance Design unit Design unit
bcd_counter bcd_counter Module
k1 t_flipflop Module
k2 t_flipflop Module
k3 t_flipflop Module
k4 t_flipflop Module
#ASSIGN#8 bcd_counter Process
#ASSIGN#9 bcd_counter Process
#ASSIGN#10 bcd_counter Process
#ASSIGN#11 bcd_counter Process
#ASSIGN#12 bcd_counter Process
#ASSIGN#13 bcd_counter Process
#vsim_capacity# Capacity
Objects
Name Value Kind Mode
clk St1 Net In
set HiZ Net In
reset HiZ Net In
A 0000 Net In
T 0001 Net Out
B 0001 Net Out
w1 St0 Net Internal
w2 St0 Net Internal
Transcript
force -freeze {sim:/bcd_counter/A[1]} 0 0, 1 {50 ps} -r 100
force -freeze {sim:/bcd_counter/A[0]} 0 0, 1 {25 ps} -r 50
VSIM 105> run
VSIM 106> restart
force -freeze sim:/bcd_counter/clk 1 0, 0 {12 ps} -r 25
force -freeze {sim:/bcd_counter/A[3]} 0 0, 1 {200 ps} -r 400
force -freeze {sim:/bcd_counter/A[2]} 0 0, 1 {100 ps} -r 200
force -freeze {sim:/bcd_counter/A[1]} 0 0, 1 {50 ps} -r 100
force -freeze {sim:/bcd_counter/A[0]} 0 0, 1 {25 ps} -r 50
force -freeze sim:/bcd_counter/clk 1 0, 0 {12 ps} -r 25
VSIM 113> run
VSIM 114>
Wave - Default
Msgs
/bcd_counter/clk St0
/bcd_counter/A 0001
/bcd_counter/B 0010
/bcd_counter/T 0011
Now 400 ps
Cursor 1 49 ps
50 ps 100 ps 150 ps 200 ps
Library Project sim
task 6 t flip flop.v bcd counter.v Wave
0 ps to 250 ps Project : task 6 Now: 400 ps Delta: 2 sim:/bcd_counter

b) Write a Verilog code for 1011 **overlapping** sequence detector (**Moore or Mealy model**)



19BEC0358 Arpit

b) 1011 overlapping

i) by mealy model ⇒

Here we are having 4 states, so we are using 2 flip flop

$S_0 = 0\,0$
$S_1 = 0\,1$
$S_2 = 1\,0$
$S_3 = 1\,1$

Present state	Next state		output	
	X=0	X=1	X=0	X=1
S_0	S_0	S_1	0	0
S_1	S_2	S_1	0	0
S_2	S_0	S_3	0	0
S_3	S_2	S_1	0	1

Transition table ⇒

Present state		Next state				output	
		X=0		X=1		X=0	X=1
A_1	A_0	B_1	B_0	B_1	B_0	Z	Z
0	0	0	0	0	1	0	0
0	1	1	0	0	1	0	0
1	0	0	0	1	1	0	0
1	1	1	0	0	1	0	1

19BEC0358 Arpit

DATE : / /
PAGE NO. :



$A_1 = A_0X' + A_1A_0'X$



$B_0 = X$



$Z = A_1A_0X$



19BECO358 Arpit

DATE : / /
PAGE NO. :

```
module mealy_FSM (D, clk, set, reset, A, B, X, Z);
input clk, set, Reset, X;
input [1:0] A;
output [1:0] B;
output [1:0] D;
output Z;
wire w1, w2;
assign w1 = A[0] & ~X;
assign w2 = A[1] & X & ~A[0];
assign D[1] = w1 | w2;
assign D[0] = X;
assign Z = A[1] & A[0] & X;
d_flip_flop k0 (D[0], clk, A[0], B[0], reset, set);
d_flip_flop k1 (D[1], clk, A[1], B[1], reset, set);
endmodule
```





Here A is initial state, B is final state, X is input and Z is output.

DATE : / /
PAGE NO. :

Arpit

19BEC0358

Using moore model →

1 0 1 1



Present state	Next state $x=0$	Next state $x=1$	Present output
S_0	S_0	S_1	0
S_1	S_2	S_1	0
S_2	S_0	S_3	0
S_3	S_2	S_4	0
S_4	S_2	S_1	1

Present state $A_2\ A_1\ A_0$	Next state $x=0$: $B_2\ B_1\ B_0$	Next state $x=1$: $B_2\ B_1\ B_0$	output
0 0 0	0 0 0	0 0 1	0
0 0 1	0 1 0	0 0 1	0
0 1 0	0 0 0	0 1 1	0
0 1 1	0 1 0	1 0 0	0
1 0 0	0 1 0	0 0 1	1
don't 1 0 1	X	X	X
Care 1 1 0	X	X	X
Condition 1 1 1	X	X	X

DATE : / /
PAGE NO. :

19BEC0358 Arpit

In Moore Model, we Have n+1 states. Since Here we are having 5 states, we need 3 flip-flops.
$S_0 = 000$, $S_1 = 001$, $S_2 = 010$, $S_3 = 011$, $S_4 = 100$

$B_2 \Rightarrow$



$B_2 = A_1 A_0 X$

$B_1 \Rightarrow$



$B_1 = A_0 x' + A_1 A_0' X + A_2 A_0' x'$

$B_0 \Rightarrow$



$B_0 = A_0' X + A_2' A_1' X$

$Z \Rightarrow$



$Z = A_2$

DATE : / /
PAGE NO.

19BEC0358 Arpit



19BEC0358 Arpit

DATE: / /
PAGE NO.:

19BEC0358

```
module moore_FSM( D, CLK, set, reset, A, B, X, Z);
input CLK, set, reset, X;
input [2:0] A;
output [2:0] B;
output [2:0] D;
output Z;
wire w1, w2, w3, w4, w5;
assign w1 = A[0] & ~X;
assign w2 = A[1] & ~A[0] & X;
assign w3 = A[2] & ~A[0] & ~X;
assign w4 = ~A[0] & X;
assign w5 = ~A[2] & ~A[1] & X;
assign D[2] = A[1] & A[0] & X;
assign D[1] = w1 | w2 | w3;
assign D[0] = w4 | w5;
assign Z = A[2];
d_flip_flop K0 (D[0], CLK, A[0], B[0], reset, set);
d_flip_flop K1 (D[1], CLK, A[1], B[1], reset, set);
d_flip_flop K2 (D[2], CLK, A[2], B[2], reset, set);
endmodule
```





Here A is initial state, B is final state, X is input and Z is output.