

ECE2002 –Digital logic And Design

Embedded Lab-

Fall semester 2020~2021

Slot: L41+L42

E-Record

Experiment No. : 2

Submitted by

Name of the Student: ARPIT PATAWAT

Reg. no.: 19BEC0358

1)

If a student Reg.NO is 17BEC0134, then the following minterms (canonical form) will give logical high output

m1	m7	m11	m14	m12	m0	m1	m3	m4
----	----	-----	-----	-----	----	----	----	----

Suppose the same minterm is repeated, consider one time only for making the function.

For example m1 is repeated, hence m1 is considered one time only. The function which is given to the student is given below.

$$f(a,b,c,d) = \sum m(0,1,3,4,7,11,12,14)$$

- | | |
|--|--------|
| a) Write the truth table for your function | (1M) |
| b) Determine the Sum of Product (SOP) for your function | (1M) |
| c) Draw the logic circuit for the SOP | (0.5M) |
| d) Draw the NAND alone circuit for the SOP | (0.5M) |
| e) Determine the Product of Sum (POS) for your function | (1M) |
| f) Draw the logic circuit for the POS | (0.5M) |
| g) Draw the NOR alone circuit for the POS | (0.5M) |
| h) Write a Verilog gate level and data flow modeling and verify it | (2.5M) |

Note: from a) to g) solve it on A4 sheet.

Ans –

DLD Lab $\rightarrow 41 + 42$
Experiment - 2

B.I

Arpit


19BEC0358

DATE: / /
PAGE NO.:


- a) Reg. no. = 19BEC0358
 $f(a, b, c, d) = \sum m(0, 1, 3, 5, 9, 11, 12, 14)$

Truth table

min term number	a	b	c	d	Y
m_0	0	0	0	0	1
m_1	0	0	0	1	1
m_2	0	0	1	0	0
m_3	0	0	1	1	1
m_4	0	1	0	0	0
m_5	0	1	0	1	1
m_6	0	1	1	0	0
m_7	0	1	1	1	0
m_8	1	0	0	0	1
m_9	1	0	0	1	1
m_{10}	1	0	1	0	0
m_{11}	1	0	1	1	1
m_{12}	1	1	0	0	1
m_{13}	1	1	0	1	0
m_{14}	1	1	1	0	1
m_{15}	1	1	1	1	0




$$Y = \bar{b}\bar{c} + \bar{b}d + a\bar{b}\bar{d} + \bar{a}\bar{c}d$$



19BEC0358

Here each gate is nand gate



e) for Pos $M = \Sigma$ taking F complement
 $(2, 4, 6, 7, 10, 13, 15)$


AB \ CD	00	01	11	10
00	0	1	3	2
01	0	5	7	6
11	12	13	15	14
10	8	9	11	10

$$f = \bar{b}c\bar{d} + \bar{a}b\bar{d} + bcd + abd$$

$$F = (f)' = (\bar{b}c\bar{d} + \bar{a}b\bar{d} + bcd + abd)'$$

$$= (b + c' + d) \cdot (a + b' + d) \cdot (b' + c' + d') \cdot (a' + b' + d')$$

$$F = (b + c' + d) \cdot (a + b' + d) \cdot (b' + c' + d') \cdot (a' + b' + d')$$



Arpit

19BEC0358

gate level for NAND circuit →

gate level →

```

module nand_gatelevel(a,b,c,d,f);
    input a,b,c,d;
    output f;
    wire n1,n2,n3,n4,w1,w2,w3,w4;
    nand K1(n1,a,a);
    nand K2(n2,b,b);
    nand K3(n3,c,c);
    nand K4(n4,d,d);
    nand K5(w1,n2,n3);
    nand K6(w2,n2,d);
    nand K7(w3,a,b,n4);
    nand K8(w4,n1,n3,d);
    nand K9(f,w1,w2,w3,w4);
end module


```

data flow module nand_dataflow(a,b,c,d,f)


```

input a,b,c,d;
output f;
wire n1,n2,n3,n4,w1,w2,w3,w4;
assign n1 = ~(a & a);
assign n2 = ~(b & b);
assign n3 = ~(c & c);
assign n4 = ~(d & d);
assign w1 = ~(n2 & n3);
assign w2 = ~(n2 & d);
assign w3 = ~(a & b & n4);
assign w4 = ~(n1 & n3 & d);
assign f = ~(w1 & w2 & w3 & w4);
end module



```





Verilog code –





Nand dataflow



Nor gate level



Nor dataflow



Q2

Design a car safety alarm using Logic gates considering four inputs.

Door closed (D), Key in (K), Seat pressure (S) and Belt (B).

Alarm (A) should sound if

- The key is in, and door is not closed, or
- The door is closed and the key is in and the driver is on seat, but seat belt is not strapped.

ANS -

DATE: / /
PAGE NO.:

19BEC0358 Arpit

2. b

Truth table →

D	K	S	B	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

Here D = 1 if door is closed, K = 1 if key is in,
S = 1, if driver is on seat, B = 1 if seat belt is on

DATE: / /
PAGE NO.:

Arpit

19BEC0358

Truth Table:

DK	00	01	11	10
00	0	1	1	0
01	1	1	1	1
11	1	1	1	1
10	0	0	1	1

Code →

Logic Diagram:

Module Code:

```

module car_alarm (D, K, S, B, F);
input D, K, S, B;
output F;
wire w1, w2, w3, w4;
not K1 (w1, D);
not K2 (w2, B);
and K3 (w3, w1, K);
and K4 (w4, K, S, w2);
or K5 (F, w3, w4);
endmodule

```

Equation: $F = D'K + KSB'$

