



DLD TASK 4

SLOT L41+L42

19BEC0358

ARPIT PATAWAT

a) 4X1 mux behaviour modelling




4X1 mux test bench

The screenshot displays the ModelSim ALTERA STARTER EDITION 10.1b interface. The main window shows the simulation of a 4X1 multiplexer test bench. The left pane shows the project hierarchy with the test bench file 'mux4_tb' selected. The middle pane shows the 'Objects' list, including the test bench instance 't_y' and its internal signals 't_sel', 't_a0', 't_a1', 't_a2', and 't_a3'. The right pane shows the Verilog code for the test bench, which defines a module 'mux4_tb' with a 4-bit select signal 't_sel' and four 1-bit data inputs 't_a0', 't_a1', 't_a2', and 't_a3'. The code includes an initial block for setting up the signals and a series of 'force' and 'freeze' commands to test the multiplexer's functionality. The bottom pane shows the simulation transcript, which includes the command 'vsim -voptargs=-xacc work mux4_tb' and the resulting simulation output, including the 'run' command and the simulation time '200 ps'.

```
module mux4_tb;
  wire t_y;
  reg [1:0] t_sel;
  reg t_a0, t_a1, t_a2, t_a3;
  mux4 k1(.a0(t_a0), .a1(t_a1), .a2(t_a2), .a3(t_a3), .sel(t_sel), .y(t_y));
  initial
  begin
    t_sel<=2'b00;
    $monitor("%b", t_a0);
    #50;
    t_sel<=2'b01;
    $monitor("%b", t_a1);
    #50;
    t_sel<=2'b10;
    $monitor("%b", t_a2);
    #50;
    t_sel<=2'b11;
    $monitor("%b", t_a3);
    #50;
  end
endmodule
```

```
# vsim -voptargs=-xacc work mux4_tb
# Loading work.mux4_tb
# Loading work.mux4
VSI107> run
# 0
VSI108> restart
force -freeze sim:/mux4_tb/t_a0 0 0
force -freeze sim:/mux4_tb/t_a1 1 0
force -freeze sim:/mux4_tb/t_a2 1 0
force -freeze sim:/mux4_tb/t_a3 0 0
VSI113> run
# 0
run
# 1
run
VSI114> run
# 0
VSI114>
```

Project: task_4 / Now: 200 ps Delta: 1 sim:/mux4_tb



Slot → L41 + L42

19BEC0358

Arpit

| |
|-----------|
| DATE: / / |
| PAGE NO.: |

a) 4x1 MUX Behaviour modelling Code →

```

module mux4(a0, a1, a2, a3, sel, y);
  input a0, a1, a2, a3;
  input [1:0] sel;
  output reg y;
  always @(*)
  begin
    case (sel)
      2'b00 : y = a0;
      2'b01 : y = a1;
      2'b10 : y = a2;
      2'b11 : y = a3;
    endcase
  end
endmodule

```

4x1 MUX Test bench coding

```

module mux4_tb;
  wire t-y;
  reg [1:0] t-sel;
  reg t-a0, t-a1, t-a2, t-a3;
  mux4 k1(.a0(t-a0), .a1(t-a1), .a2(t-a2), .a3(t-a3),
    .sel(t-sel), .y(t-y));
  initial
  begin
    t-sel <= 2'b00;
    $monitor("%b", t-a0); #50
    t-sel <= 2'b01;
    $monitor("%b", t-a1); #50

```

19BEC0358

Arpit



DATE :

PAGE NO. :


```
t_sel <= 2'b10;  
$monitor ("%b", t-92); # 50;  
t_sel <= 2'b11;  
$monitor ("%b", t-93); # 50 %  
end  
endmodule
```

b)

b) decoder behaviour modelling



Decoder test bench



```

$monitor ("%b", t-93);
end
endmodule

```

Aspit

b) 19BEC0358 511 → 241 + 242
decoder behaviour modelling

```

module decoder (i, e, y);

```

```

    input [2:0] i;

```

```

    input e;

```

```

    output reg [7:0] y;

```

```

    always @(*)

```

```

    begin

```

```

        if (e)

```

```

        begin

```

```

            case (i)

```

```

                0: y = 8'b00000001;

```

```

                1: y = 8'b00000010;

```

```

                2: y = 8'b00000100;

```

```

                3: y = 8'b00001000;

```

```

                4: y = 8'b00010000;

```

```

                5: y = 8'b00100000;

```

```

                6: y = 8'b01000000;

```

```

                7: y = 8'b10000000;

```

```

            endcase

```

```

        end

```

```

    else

```

```

        y = 8'b00000000;

```


Slot $\rightarrow L41+42$ DATE: / /
PAGE NO.:

19BEC0358

Arpit

end
endmoduledecoder test bench

module decoder_tb;

wire [7:0] t-y;

reg [2:0] t-i;

reg t-e;

decoder k1(.i(t-i), .e(t-e), .y(t-y));

initial

begin

t-e = 1'b1;

t-i <= 3'b0000;

\$monitor("%b", t-y); #50;

t-i <= 3'b0001;

\$monitor("%b", t-y); #50;

t-i <= 3'b0100;

\$monitor("%b", t-y); #50;

t-i <= 3'b0110;

\$monitor("%b", t-y); #50;

t-i <= 3'b1000;

\$monitor("%b", t-y); #50;

t-i <= 3'b1010;

\$monitor("%b", t-y); #50;

t-i <= 3'b1100;

\$monitor("%b", t-y); #50;



t-i <= 3'b1110;

\$monitor("%b", t-y); #50;



end

endmodule

c) 8X1 mux behavioural modelling



8X1 mux test bench



Slot → L91 + 42

DATE: / /

PAGE NO.:

19BEC0358

Arpit

mux 8x1 behaviour modelling

module mux8 (a0, a1, a2, a3, a4, a5, a6, a7, sel, y);

input a0, a1, a2, a3, a4, a5, a6, a7;

input [2:0] sel;

output reg y;

always @(*)

begin

case (sel)

3'b000 : y = a0;

3'b001 : y = a1;

3'b010 : y = a2;

3'b011 : y = a3;

3'b100 : y = a4;

3'b101 : y = a5;

3'b110 : y = a6;

3'b111 : y = a7;

end case

end

endmodule

Mux 8x1 Test bench

module mux8_tb;

wire t_y;

reg [2:0] t_sel;

reg t_a0, t_a1, t_a2, t_a3, t_a4, t_a5, t_a6, t_a7;

mux8 m1 (.a0(t_a0), .a1(t_a1), .a2(t_a2), .a3(t_a3),
.a4(t_a4), .a5(t_a5), .a6(t_a6), .a7(t_a7),
.sel(t_sel), .y(t_y));

initial

begin



19BEC0358

Arpit

DATE: / /
PAGE NO.:

```
t_sel <= 3'b000;  
$monitor ("%b", t_sel); #50;  
t_sel <= 3'b001;  
$monitor ("%b", t_sel); #50;  
t_sel <= 3'b010;  
$monitor ("%b", t_sel); #50;  
t_sel <= 3'b011;  
$monitor ("%b", t_sel); #50;  
t_sel <= 3'b100;  
$monitor ("%b", t_sel); #50;  
t_sel <= 3'b101;  
$monitor ("%b", t_sel); #50;  
t_sel <= 3'b110;  
$monitor ("%b", t_sel); #50;  
t_sel <= 3'b111;  
$monitor ("%b", t_sel); #50;  
end  
endmodule
```

d) 4X1 mux



19BEC0358

Arpit

DATE: _____
PAGE NO.: _____


```

module andgate_mux (l, c, d, x)
input l, c, d;
output x;
assign x = (~l) & (~c) & (d);
endmodule

module mux4_tb_DA;
wire t_y;
reg [1:0] t_sel;
reg t_q1, t_q2, t_q3;
andgate_mux k2 (l, c, d, x);
mux4 k1 (.q0(x), .q1(t_q1), .q2(t_q2), .q3(t_q3),
        .sel(t_sel), .y(t_y));
initial
begin
t_q1 <= 1'b0;
t_q2 <= 1'b0;
t_q3 <= 1'b0;
t_sel <= 2'b00;
$monitor ("%b", x); # 50;
t_sel <= 2'b01;
$monitor ("%b", t_q1); # 50;
t_sel <= 2'b10;
$monitor ("%b", t_q2); # 50;
t_sel <= 2'b11;
$monitor ("%b", t_q3); # 50;
end
endmodule

```


8X1 mux



```

1 module not_mux(d,e);
2   input d;
3   output e;
4   assign e=d;
5 endmodule
6 module mux8_tb_DA;
7   wire t_y;
8   reg [2:0] t_sel;
9   reg t_a0,t_a1,t_a2;
10  reg d;
11  not_mux li(d,e);
12  mux8 li(.a0(e),.a1(e),.a2(t_a2),.a3(e),.a4(t_a4),.a5(t_a5),.a6(d),.a7(d),.sel(t_sel),.y(t_y));
13  initial
14  begin
15    t_a5<='b0;
16    t_a2<='b1;
17    t_a4<='b0;
18    t_sel<='b000;
19    $monitor("%b",e);
20    #50;
21    t_sel<='b001;
22    $monitor("%b",e);
23    #50;
24    t_sel<='b010;
25    $monitor("%b",t_a2);
26    #50;
27    t_sel<='b011;
28    $monitor("%b",e);
29    #50;
30    t_sel<='b100;
31    $monitor("%b",t_a4);
32    #50;
33    t_sel<='b101;
34    $monitor("%b",t_a5);
35    #50;
36    t_sel<='b110;
37    $monitor("%b",d);
38    #50;
39    t_sel<='b111;
40    $monitor("%b",d);
41    #50;
42  end
43 endmodule

```



19BEC0358

Arpit

DATE: / /

PAGE NO.:

```

module not_mux(d,e);
input d;
output e;
assign e = ~d;
endmodule

module mux_4to6_3A;
wire t_y;
reg [2:0] t_sel;
reg t_a2, t_a4, t_a5;
reg d;
not_mux n1(d,e);
mux_8_k1(.a0(e), .a1(e), .a2(t_a2), .a3(e), .a4(t_a4),
          .a5(t_a5), .a6(d), .a7(d), .sel(t_sel),
          .y(t_y));

initial
begin
t_a5 <= 1'b00;
t_a2 <= 1'b1;
t_a4 <= 1'b0;
t_sel <= 3'b000;
$monitor ("%b", e); # 50;
t_sel <= 3'b001;
$monitor ("%b", e); # 50;
t_sel <= 3'b010;
$monitor ("%b", t_a2); # 50;
# 50 t_sel <= 3'b011;
$monitor ("%b", e); # 50;
t_sel <= 3'b100;
$monitor ("%b", t_a4); # 50;

```

19BEC0358

Arpit

DATE: / /

PAGE NO.:

```
t_sel <= 3'b101;  
$monitor ("%b", t_sel); # 50  
t_sel <= 3'b111;  
$monitor ("%b", d); # 50  
end  
endmodule
```

3X8 decoder coding –

```

1 module decoder_DA(l,a,b,c,d,y):
2   input l,a,b,c,d;
3   output y;
4   wire [2:0]i;
5   wire e1,e2,e3,e4;
6   wire [7:0]d1,d2,d3,d4;
7   assign i[2] = l;
8   assign i[1] = a;
9   assign i[0] = b;
10  assign e1 = ~c & d;
11  assign e2 = ~c & ~d;
12  assign e3 = c & d;
13  assign e4 = c & ~d;
14  decoder k1(i,e1,d1);
15  decoder k2(i,e2,d2);
16  decoder k3(i,e3,d3);
17  decoder k4(i,e4,d4);
18  assign y = d1[3] | d1[6] | d2[1] | d2[5] | d3[2] | d3[6] | d4[0] | d4[4];
19 endmodule
20
21 module decoder_tb_DA;
22 reg [4:0]i;
23 wire out;
24 decoder_DA k1(.y(out),.l(i[4]),.a(i[3]),.b(i[2]),.c(i[1]),.d(i[0]));
25 initial
26 begin
27   i = 5'b00000; #50;
28   i = 5'b00001; #50;
29   i = 5'b00010; #50;
30   i = 5'b00011; #50;
31   i = 5'b00100; #50;
32   i = 5'b00101; #50;
33   i = 5'b00110; #50;
34   i = 5'b00111; #50;
35   i = 5'b01000; #50;
36   i = 5'b01001; #50;
37   i = 5'b01010; #50;
38   i = 5'b01011; #50;
39   i = 5'b01100; #50;
40   i = 5'b01101; #50;
41   i = 5'b01110; #50;
42   i = 5'b01111; #50;
43   i = 5'b10000; #50;
44   i = 5'b10001; #50;
45   i = 5'b10010; #50;
46   i = 5'b10011; #50;
47   i = 5'b10100; #50;
48   i = 5'b10101; #50;
49   i = 5'b10110; #50;
50   i = 5'b10111; #50;
51   i = 5'b11000; #50;
52   i = 5'b11001; #50;
53   i = 5'b11010; #50;
54   i = 5'b11011; #50;
55   i = 5'b11100; #50;
56   i = 5'b11101; #50;
57   i = 5'b11110; #50;
58   i = 5'b11111; #50;
59 end
60 endmodule

```