## ECE2002 - Digital logic And Design

## **Embedded Lab-**

Fall semester 2020~2021

**Slot:** L41+L42

E-Record

**Experiment No.: 1** 


**Submitted by** 

Name of the Student: ARPIT PATAWAT

Reg. no.: 19BEC0358


Q1 -

16	19BEC0358	5. Structural Level	6. Structural Level	7. Gate level	8. Gate level	I.O,I.O,I.O,I.O
----	-----------	------------------------	------------------------	---------------	---------------	-----------------



	DLD 106 L91+L93 DATE: 1 1 PAGE NO.:
	19BEC0358 Arpit
	198860358
1	1/exp 5 5(A,B,C,D,E);
-	Mexp 5 (A,B,C,D,E);
1	module exp_5(A,B,C,D,E); input A,B,C;
100 1	output Die
	(D) (W2, W3, T)
	K 1 (W), (3))
-	not K3 (W3, W2); and K4 (W4, W1, C);
-	and K4 (CO), WI, C)
-	and K5 (US, W3, A); XOPL K6 (D, A, W2);
-	or K7 (E, WS, W9);
	endmedule
	VIII VIIBULE
	11 exp 6
	module exp-6 (AB, Bin, Dout, Bout)
	input A.B. Bin:
	output Dout, Baut
-	wire w, w, w, w,
-	not K1 (W1, A));
-	and K3 (we B, wi);
-	and K4 ((2) Riv. (4)).
_	and K4 (W3, Bin, w1); and K5 (W4, B1 Bin);
-	CN K6 (Boul 10 102, 1003, 1004);
	endmodule
1	
1	
1	
1	

	DATE: / /
	Arpit PAGE NO.:
19BEC0358	
	was one
11 exp 7 131.	
madule exp-+ (A,B,X)	- [ Who " of ] ha
input AIB?	17/0 /1/2
ordput X;	100" NO E
wire w1, w2, w3, w4;	
not K2 (402, B);	26.90
not K2 (402, B)	76
V 2 (1/1/2 W) (WZ)	
KA (WA, A, K)	
on K5 (X, W3, W4);	= 06
endmodule	
11 0 200	- V
1/ exp & As module exp-8 (I,SI,SO	V3, V2, Y1 (40);
module exp-8 (+101,50	1 1 2 1
Thought I	
output 43, 12, 11, 10:	
wire winus;	
and K1 (w1,51);	8250333991
not K2 (W2, So);	
1 110 (12 51 50, 1)	A I A A SINESSEE
1 11/17 51,50/1	
1 1 5 4 1 6 1 5 2 1 2 2	
and KG(YO, WI) the	11),
end module.	the contract of the contract o
	5.3.4.4.1.1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 4 3
	The state of the s
	Mark Dall & A Company
	State of the last



## Coding -

