ECE2002 – Digital logic And Design

Embedded Lab-

Fall semester 2020~2021

Slot: L41+L42

E-Record

Experiment No. : $\underline{2}$

Submitted by

Name of the Student: ARPIT PATAWAT

Reg. no.: 19BEC0358

1)

If a student Reg.NO is 17BEC0134, then the following minterms (canonical form) will give logical high output


m1	m7	m11	m14	m12	m0	m1	m3	m4


Suppose the same minterm is repeated, consider one time only for making the function. For example m1 is repeated, hence m1 is considered one time only. The function which is given to the student is given below.


$$f(a,b,c,d) = \sum m(0,1,3,4,7,11,12,14)$$


a) Write the truth table for your function	(1M)
b) Determine the Sum of Product (SOP) for your function	(1M)
c) Draw the logic circuit for the SOP	(0.5M)
d) Draw the NAND alone circuit for the SOP	(0.5M)
e) Determine the Product of Sum (POS) for your function	(1M)
f) Draw the logic circuit for the POS	(0.5M)
g) Draw the NOR alone circuit for the POS	(0.5M)
h) Write a Verilog gate level and data flow modeling and verify it	(2.5M)
Note: from a) to g) solve it on A4 sheet.	

Ans –











	DATE: /
1	19BECO3 SE NAND Circuit ->
THE STATE OF THE PARTY OF THE P	19BECO358 NAND Circuit -> gate leve for nand - gatelevel (a, b, c, d, f);
20	COMPLETE OF PARTY
+	gate level of mand - gateleve) (a, b, c, d, f); gate level of mand - gateleve) (a, b, c, d, f); gate level of input f,
P	The state of the s
=	
1	mand At 12'
	mond K2 (M2, C, C); mond K3 (M2, C, C);
	mand K4 (narded);
	mand K4 (M1, N2, N3))
	1 1/1 //1/2 ///2 . 01
	100 (1.12 Or. he/14)
1	rand kg (f, w, w2, w3, wa),
	prof. module
	totaflow module mand-dataflow (a,b,c,d,f)
	Tryat and the same
	and fi
1	output f;
J.	whe n, n2, n3, n4, w1, w2, w3, w4,
<i>f</i>	assign n = ~ (9 & 9);
<i>f</i> .	when, $n_2, n_3, n_4, \omega_1, \omega_2, \omega_3, \omega_4$, assign $n_1 = N(a & a)$; assign $n_2 = N(b & b)$;
£	when $n_1, n_2, n_3, n_4, w_1, w_2, w_3, w_4$, assign $n_1 = N(a & a)$; assign $n_2 = N(b & b)$; assign $n_3 = N(c & c)$;
£	whe $n_1, n_2, n_3, n_4, w_1, w_2, w_3, w_4$; assign $n_1 = n(a & a)$; assign $n_2 = n(b & b)$; assign $n_3 = n(c & c)$; assign $n_4 = n(d & d)$;
£	when, $n_2, n_3, n_4, \omega_1, \omega_2, \omega_3, \omega_4$, assign $n_1 = N(a & a)$; assign $n_2 = N(b & b)$; assign $n_3 = N(c & c)$; assign $n_4 = N(d & d)$; assign $\omega_1 = N(d & d)$;
£	when, $n_2, n_3, n_4, \omega_1, \omega_2, \omega_3, \omega_4$, assign $n_1 = N(a & a)$; assign $n_2 = N(b & b)$; assign $n_3 = N(c & c)$; assign $n_4 = N(d & d)$; assign $\omega_1 = N(d & d)$;
£	when, $n_1, n_2, n_3, n_4, w_1, w_2, w_3, w_4$, assign $n_1 = n(a & a)$; assign $n_2 = n(b & b)$; assign $n_3 = n(c & c)$; assign $n_4 = n(d & d)$; assign $w_1 = n(n_2 & n_3)$; assign $w_2 = n(n_2 & d)$;
£	when $n_1, n_2, n_3, n_4, w_1, w_2, w_3, w_4$, assign $n_1 = \sim (a & a)$; assign $n_2 = \sim (b & b)$; assign $n_3 = \sim (c & c)$; assign $m_4 = \sim (d & d)$; assign $w_1 = \sim (n_2 & n_3)$; assign $w_2 = \sim (n_2 & d)$; assign $w_3 = \sim (a & b & b & b)$;
£	when $n_1, n_2, n_3, n_4, w_1, w_2, w_3, w_4$, assign $n_1 = N(a \& a)$; assign $n_2 = N(b \& b)$; assign $n_3 = N(c \& c)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_2 = N(a \& a)$; assign $m_3 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$;
£	when $n_1, n_2, n_3, n_4, w_1, w_2, w_3, w_4$; assign $n_1 = N(a \& a)$; assign $n_2 = N(b \& b)$; assign $n_3 = N(c \& c)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_2 = N(a \& a)$; assign $m_3 = N(a \& a)$; assign $m_4 = N(a \& a)$;
f	when $n_1, n_2, n_3, n_4, w_1, w_2, w_3, w_4$, assign $n_1 = N(a \& a)$; assign $n_2 = N(b \& b)$; assign $n_3 = N(c \& c)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_2 = N(a \& a)$; assign $m_3 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$;
<i>f</i>	when $n_1, n_2, n_3, n_4, w_1, w_2, w_3, w_4$; assign $n_1 = N(a \& a)$; assign $n_2 = N(b \& b)$; assign $n_3 = N(c \& c)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_2 = N(a \& a)$; assign $m_3 = N(a \& a)$; assign $m_4 = N(a \& a)$;
f	when $n_1, n_2, n_3, n_4, w_1, w_2, w_3, w_4$; assign $n_1 = N(a \& a)$; assign $n_2 = N(b \& b)$; assign $n_3 = N(c \& c)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_2 = N(a \& a)$; assign $m_3 = N(a \& a)$; assign $m_4 = N(a \& a)$;
f.	when $n_1, n_2, n_3, n_4, w_1, w_2, w_3, w_4$; assign $n_1 = N(a \& a)$; assign $n_2 = N(b \& b)$; assign $n_3 = N(c \& c)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_4 = N(a \& a)$; assign $m_2 = N(a \& a)$; assign $m_3 = N(a \& a)$; assign $m_4 = N(a \& a)$;

	190 C CO 3 ES	E NO.
	19BE C0358 Ave: +	
	gate level for non corcuit	e10
gate levo	and level for non corcuit module non-gatelevel (a, b, c,d,x	Lugini
-	input a, b, c, d;	In about
-	output of;	Sail.
	wire in n no ma wa wa way way	
	nor K, (M, 9, 9);	The same
	N-00 K / L 1)	Lovers
		hopes
	nos ks (w, b, n3, d);	brocc
	$ \begin{array}{ccccccccccccccccccccccccccccccccc$	KNOW
	Max x (w2, 9, 112, 0)	bren
-	nor (7 (W3, M2, M3, M4))	Lower
-	nor kg (4, w, w, w, w, w, w)	brien
-	Mer Political States	in land
	endmodule	
dataflo	we module non datafious (a,b,c,d,	4.);
datafio	we module non datafious (a,b,c,d,	4.);
Latafia	module non_dataflow (a,b,c,d, input 9,b,C,d) output f;	tigho
Lataflo	input 9,6,C,d; output f; wire n, n2, n3, n4, w, w2, w3, wa;	tigher agen
John flo	we module non datafious (9,6,c,d, input 9,6,c,d) output f; wire n, n2, n3, n4, w, w2, w3, wa; assign n = ~(919);	togles
datafio	we module non datafious (a,b,c,d, input 9,b,C,d) output f; wire n, n2, n3, na, w, w2, w3, wa; assign n, = ~(a a); assign n = ~(b b);	tugai tugai tugai es sku
datafia	we module non datafious (a,b,c,d, input 9,b,c,d) output f; wire n, n2, n3, n4, w, w2, w3, wa; assign n = ~(0 0); assign n2 = ~(0 0); assign n2 = ~(0 0);	toples or spen
Jatafle	we module non_dataflows (a,b,c,d, input 9,b,C,d) output f; wire n, n2, n3, n0, w, w2, w3, w0,; assign n, = ~(a a); assign m = ~(b b); assign n4 = ~(c c); assign n4 = ~(d d);	toples or spen
Jotaflo	wo module non_datafious (a,b,c,d, input 9,b,C,d; output f; wire n, n2, n3, n4, w, w2, w3, wa; assign n, = ~(a a); assign n3 = ~(b b); assign n4 = ~(d d); assign w = ~(d d);	toples or spen
Jota flo	we module non datafious (a,b,c,d, input 9,b,c,d) output f; wire n, n2, n3, na, w, w2, w3, wa; assign n = ~(a a); assign n3 = ~(c c); assign n4 = ~(d d); assign w = ~(d d); assign w = ~(b n3 d); assign w = ~(b n3 d);	topho or order or or
Jatafle	module non data flow (a,b,c,d, input 9,b,C,d) output f; wire n, n2, n3, n4, w, w2, w3, w4; assign n2 = ~(a a); assign n3 = ~(c c); assign n4 = ~(d d); assign w1 = ~(d d); assign w1 = ~(a a);	topho a solu apies a apies a apies a
dataflo	module non data flow (a,b,c,d, input 9,b,C,d) output f; wire n, n2, n3, n4, w, w2, w3, w4; assign n2 = ~(a a); assign n3 = ~(c c); assign n4 = ~(d d); assign w1 = ~(d d); assign w1 = ~(a a);	topho a solu apies a apies a apies a
Jatafle	module non data flow (a,b,c,d, input 9,b,C,d) output f; wire n, n2, n3, n4, w, w2, w3, w4; assign n2 = ~(a a); assign n3 = ~(c c); assign n4 = ~(d d); assign w1 = ~(d d); assign w1 = ~(a a);	topho a solu apies a apies a apies a
Jotaflo	module non data flow (a,b,c,d, input 9,b,C,d) output f; wire n, n2, n3, n4, w, w2, w3, w4; assign n2 = ~(a a); assign n3 = ~(c c); assign n4 = ~(d d); assign w1 = ~(d d); assign w1 = ~(a a);	topho a solu apies a apies a apies a
Jotaflo	we module non datafious (a,b,c,d, input 9,b,c,d) output f; wire n, n2, n3, na, w, w2, w3, wa; assign n = ~(a a); assign n3 = ~(c c); assign n4 = ~(d d); assign w = ~(d d); assign w = ~(b n3 d); assign w = ~(b n3 d);	topho a solu apies a apies a apies a
Jota flo	module non-dataflow (a,b,c,d, input 9,b,c,d) output f; wire n, n2, n3, n4, w, w2, w3, wa; assign n2 = ~(a a); assign n3 = ~(c c); assign m4 = ~(d d); assign w1 = ~(b n3 d); assign w2 = ~(a n2 d); assign w2 = ~(n, n2 d); assign w4 = ~(n, n2 n4); assign w4 = ~(n, n2 n4); assign w4 = ~(n, n2 n4); assign f = ~(w, w2 w2 w4); and medule	topho a solu apies a apies a apies a


Verilog code –

Nand gatelevel







Nand dataflow





Nor gate level





Nor dataflow





Q2

Design a car safety alarm using Logic gates considering four inputs.

Door closed (D), Key in (K), Seat pressure (S) and Belt (B).

Alarm (A) should sound if

- The key is in, and door is not closed, or
 - The door is closed and the key is in and the driver is on seat, but seat belt is not strapped.

ANS -

