

## **ECE2002 –Digital logic And Design**

### **Embedded Lab-**

**Fall semester 2020~2021**

**Slot: L41+L42**

### **E-Record**


**Experiment No. : 6**

**Submitted by**

**Name of the Student: ARPIT PATAWAT**

**Reg. no.: 19BEC0358**

a) Design a BCD ripple counter using “T flip flop”. Block diagram is given below.



Task → 6

Slot → L41 + L42

DATE: / /

PAGE NO.:

19BEC0358

Asp't

| Present state |   |   |   | Next state |   |   |   | T-Flip-flop    |                |                |                |
|---------------|---|---|---|------------|---|---|---|----------------|----------------|----------------|----------------|
| A             | B | C | D | A          | B | C | D | T <sub>A</sub> | T <sub>B</sub> | T <sub>C</sub> | T <sub>D</sub> |
| 0             | 0 | 0 | 0 | 0          | 0 | 0 | 1 | 0              | 0              | 0              | 1              |
| 0             | 0 | 0 | 1 | 0          | 0 | 1 | 0 | 0              | 0              | 1              | 1              |
| 0             | 0 | 1 | 0 | 0          | 0 | 1 | 1 | 0              | 0              | 0              | 1              |
| 0             | 0 | 1 | 1 | 0          | 1 | 0 | 0 | 0              | 1              | 1              | 1              |
| 0             | 1 | 0 | 0 | 0          | 1 | 0 | 1 | 0              | 0              | 0              | 1              |
| 0             | 1 | 0 | 1 | 0          | 1 | 1 | 0 | 0              | 0              | 1              | 1              |
| 0             | 1 | 1 | 0 | 0          | 1 | 1 | 1 | 0              | 0              | 0              | 1              |
| 0             | 1 | 1 | 1 | 1          | 0 | 0 | 0 | 1              | 1              | 1              | 1              |
| 1             | 0 | 0 | 0 | 1          | 0 | 0 | 1 | 0              | 0              | 0              | 1              |
| 1             | 0 | 0 | 1 | 0          | 0 | 0 | 0 | 1              | 0              | 0              | 1              |

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00      |    |    |    |    |
| 01      |    |    | 1  |    |
| 11      | X  | X  | X  | X  |
| 10      |    | 1  | X  | X  |

$$T_A = AD + BCD$$

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00      |    |    | 1  |    |
| 01      |    |    | 1  |    |
| 11      | X  | X  | X  | X  |
| 10      |    |    | X  | X  |

$$T_B = CD$$

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00      |    | 1  | 1  |    |
| 01      |    | 1  | 1  |    |
| 11      | X  | X  | X  | X  |
| 10      |    |    | X  | X  |


$$T_C = A'D$$



$$T_D = 1$$

19BEC0358

Aspit

PAGE NO. 1





ColumnLayout: Default

sim - Default

Instance Design unit Design unit

| Instance       | Design unit | Design unit |
|----------------|-------------|-------------|
| bcd_counter    | bcd_counter | Module      |
| k1             | t_flipflop  | Module      |
| k2             | t_flipflop  | Module      |
| k3             | t_flipflop  | Module      |
| k4             | t_flipflop  | Module      |
| #ASSIGN#8      | bcd_counter | Process     |
| #ASSIGN#9      | bcd_counter | Process     |
| #ASSIGN#10     | bcd_counter | Process     |
| #ASSIGN#11     | bcd_counter | Process     |
| #ASSIGN#12     | bcd_counter | Process     |
| #ASSIGN#13     | bcd_counter | Process     |
| #vsm_capacity# | bcd_counter | Capacity    |

Objects

| Name  | Value | Kind | Mode     |
|-------|-------|------|----------|
| clk   | St1   | Net  | In       |
| set   | HZ    | Net  | In       |
| reset | HZ    | Net  | In       |
| A     | 0000  | Net  | In       |
| T     | 0001  | Net  | Out      |
| B     | 0001  | Net  | Out      |
| w1    | St0   | Net  | Internal |
| w2    | St0   | Net  | Internal |

Transcript

```
force -freeze (sim:/bcd_counter/A[1]) 0 0, 1
(50 ps) -r 100
force -freeze (sim:/bcd_counter/A[0]) 0 0, 1
(25 ps) -r 50
VSM 105> run
VSM 106> restart
force -freeze sim:/bcd_counter/clk 1 0, 0 (12
ps) -r 25
force -freeze (sim:/bcd_counter/A[3]) 0 0, 1
(200 ps) -r 400
force -freeze (sim:/bcd_counter/A[2]) 0 0, 1
(100 ps) -r 200
force -freeze (sim:/bcd_counter/A[1]) 0 0, 1
(50 ps) -r 100
force -freeze (sim:/bcd_counter/A[0]) 0 0, 1
(25 ps) -r 50
force -freeze sim:/bcd_counter/clk 1 0, 0 (12
ps) -r 25
VSM 113> run
VSM 114>
```

Wave - Default

| Signal           | Value |
|------------------|-------|
| /bcd_counter/clk | St0   |
| /bcd_counter/A   | 0001  |
| /bcd_counter/B   | 0010  |
| /bcd_counter/T   | 0011  |


Now: 400 ps  
Cursor 1: 49 ps

task 6 t flip flop.v bcd counter.v Wave

0 ps to 250 ps Project : task 6 Now: 400 ps Delta: 2 sim:/bcd\_counter



b) Write a Verilog code for 1011 overlapping sequence detector (Moore or Mealy model)



19BEC0358

Arpit

DATE: / /  
PAGE NO.:

| $A_1 A_0$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| X         | 0  | 1  | 1  | 0  |
|           | 1  | 0  | 0  | 1  |


$$A_1 = A_0 X' + A_1 A_0' X$$

| $A_1 A_0$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| X         | 0  | 1  | 1  | 1  |
|           | 1  | 0  | 0  | 0  |

$$B_0 = X$$

| $A_1 A_0$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| X         | 0  | 0  | 1  | 0  |
|           | 1  | 0  | 0  | 0  |

$$Z = A_1 A_0 X$$



19BEC0358

Arpit

DATE: / /

PAGE NO.:

```

module mealy_FSM (D, clk, set, reset, A, B, X, Z);
input  clk, set, reset, X;
input  [1:0] A;
output [1:0] B;
output [1:0] D;
output  Z;
wire w1, w2;
assign w1 = A[0] & ~X;
assign w2 = A[1] & X & ~A[0];
assign D[1] = w1 | w2;
assign D[0] = X;
assign Z = A[1] & A[0] & X;
d_flip_flop k0 (D[0], clk, A[0], B[0], reset, set);
d_flip_flop k1 (D[1], clk, A[1], B[1], reset, set);
endmodule

```

ModelSim ALTERA STARTER EDITION 10.1b

File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help

ColumnLayout [Default]

Objects

| Instance  | Design Unit | Design Unit | Name  | Value | Kind | Mode     |
|-----------|-------------|-------------|-------|-------|------|----------|
| mealy_FSM | mealy_FSM   | Module      | clk   | 0     | Net  | In       |
|           |             |             | set   | 0     | Net  | In       |
|           |             |             | reset | 0     | Net  | In       |
|           |             |             | X     | 0     | Net  | In       |
|           |             |             | A     | 01    | Net  | In       |
|           |             |             | B     | 01    | Net  | Out      |
|           |             |             | D     | 01    | Net  | Out      |
|           |             |             | Z     | 0     | Net  | Out      |
|           |             |             | w1    | 0     | Net  | Internal |
|           |             |             | w2    | 0     | Net  | Internal |

Transcript

```

run
VSIIM 44> restart
force -freeze sim/mealy_FSM/clk 1 0
force -freeze sim/mealy_FSM/X 0 0
force -freeze sim/mealy_FSM/A 11 0
VSIIM 45> run
force -freeze sim/mealy_FSM/X 1 0
VSIIM 50> run
VSIIM 51> restart
force -freeze sim/mealy_FSM/clk 1 0, 0 [50 p
s] -r 100
force -freeze sim/mealy_FSM/X 1 0, 0 [50 ps]
-r 100
force -freeze (sim/mealy_FSM/A[1]) 0 0, 1 [2
00 ps] -r 400
force -freeze (sim/mealy_FSM/A[0]) 1 0, 0 [1
00 ps] -r 200
VSIIM 56> run
VSIIM 57> run


```

Wave

mealy\_FSM.v bcd counter.v task 6 d flip flop.v task 6 t flip flop.v

sim/mealy\_FSM






Here A is initial state, B is final state, X is input and Z is output.

1908C0358

Arpit

Using moore model  $\rightarrow$



| Present state |       | Next state |       | Present output |
|---------------|-------|------------|-------|----------------|
|               |       | $x=0$      | $x=1$ | $z$            |
| $S_0$         | $S_0$ | $S_1$      |       | 0              |
| $S_1$         | $S_0$ | $S_1$      |       | 0              |
| $S_2$         | $S_0$ | $S_3$      |       | 0              |
| $S_3$         | $S_2$ | $S_4$      |       | 0              |
| $S_4$         | $S_2$ | $S_1$      |       | 1              |

| Present state |       |       | Next state             |                        |  | output |
|---------------|-------|-------|------------------------|------------------------|--|--------|
| $A_2$         | $A_1$ | $A_0$ | $x=0$<br>$B_2 B_1 B_0$ | $x=1$<br>$B_2 B_1 B_0$ |  | $z$    |
| 0             | 0     | 0     | 0 0 0                  | 0 0 1                  |  | 0      |
| 0             | 0     | 1     | 0 1 0                  | 0 0 1                  |  | 0      |
| 0             | 1     | 0     | 0 0 0                  | 0 1 1                  |  | 0      |
| 0             | 1     | 1     | 0 1 0                  | 1 0 0                  |  | 0      |
| 1             | 0     | 0     | 0 1 0                  | 0 0 1                  |  | 1      |
| don't         | 1     | 0     | X                      | X                      |  | X      |
| Case          | 1     | 1     | X                      | X                      |  | X      |
| Contion       | 1     | 1     | X                      | X                      |  | X      |

19BEC0358

Arpit

DATE: / /

PAGE NO.:

In Moore Model, we have  $n+1$  states. Since here we are having 5 states, we need 3 flip-flops.  
 $S_0 = 000$ ,  $S_1 = 001$ ,  $S_2 = 010$ ,  $S_3 = 011$ ,  $S_4 = 100$

 $B_2 \Rightarrow$ 

| $A_2 \backslash A_1 A_0$ | 00 | 01 | 11 | 10 |
|--------------------------|----|----|----|----|
| 00                       |    |    |    |    |
| 01                       |    |    | 1  |    |
| 11                       | X  | X  | X  | X  |
| 10                       |    |    | X  | X  |

$$B_2 = A_1 A_0 X$$

 $B_1 \Rightarrow$ 

| $A_2 \backslash A_1 A_0$ | 00 | 01 | 11 | 10 |
|--------------------------|----|----|----|----|
| 00                       |    |    |    | 1  |
| 01                       |    | 1  |    | 1  |
| 11                       | X  | X  | X  | X  |
| 10                       | 1  |    | X  | X  |

$$B_1 = A_0' X' + A_1 A_0' X + A_2 A_0' X'$$

 $B_0 \Rightarrow$ 

| $A_2 \backslash A_1 A_0$ | 00 | 01 | 11 | 10 |
|--------------------------|----|----|----|----|
| 00                       |    | 1  | 1  |    |
| 01                       |    | 1  |    |    |
| 11                       | X  | X  | X  | X  |
| 10                       |    | 1  | X  | X  |

$$B_0 = A_0' X + A_2 A_1' X$$


 $Z \Rightarrow A_2 A_1$ 

| $A_2 \backslash A_1 A_0$ | 00 | 01 | 11 | 10 |
|--------------------------|----|----|----|----|
| 00                       |    |    |    |    |
| 01                       |    |    |    |    |
| 11                       | X  | X  | X  | X  |
| 10                       | 1  | 1  | X  | X  |

$$Z = A_2$$

Aspit

19BEC0358



$B = A + X$

| $X \backslash A$ | 0 | 1 | $X \oplus A$ |
|------------------|---|---|--------------|
| 0                | 0 | 1 | 0            |
| 1                | 1 | 0 | 1            |

$B = A + X$

$A = B$

| $X \backslash A$ | 0 | 1 | $X \oplus A$ |
|------------------|---|---|--------------|
| 0                | 0 | 1 | 0            |
| 1                | 1 | 0 | 1            |



19BEC0358

DATE: / /



PAGE NO.:

19BEC0358

Aspit

```
module moore-FSM (D, CLK, set, reset, A, B, X, Z);  
    input CLK, set, reset, X;  
    input [2:0] A;  
    output [2:0] B;  
    output [2:0] D;  
    output Z;  
    wire w1, w2, w3, w4, w5;  
    assign w1 = A[0] & ~X;  
    assign w2 = A[1] & ~A[0] & X;  
    assign w3 = A[2] & ~A[0] & ~X;  
    assign w4 = ~A[0] & X;  
    assign w5 = ~A[2] & ~A[1] & X;  
    assign D[2] = A[1] & A[0] & X;  
    assign D[1] = w1 | w2 | w3;  
    assign D[0] = w4 | w5;  
    assign Z = A[2];  
    d-flip-flop K0 (D[0], CLK, A[0], B[0], reset, set);  
    d-flip-flop K1 (D[1], CLK, A[1], B[1], reset, set);  
    d-flip-flop K2 (D[2], CLK, A[2], B[2], reset, set);  
endmodule
```





Here A is initial state, B is final state, X is input and Z is output.