

# PFD (Phase Frequency Detector) using Verilog HDL



**Name** - Arpit Paul  
**College** - NIT Sikkim  
**Dept.** - ECE

April, 2024

# Introduction

PFD is an electronic device mainly used to check the phase difference between two clock type signals in a dynamic way, and it is mainly used for PLL to check phase difference and synchronization using PLL block. To perform the project I used two D-flipflop and one AND gate in feedback manner which fed the reset pin of D-flipflop from the output pins of D-flipflop. It compares the phase of two input signals, typically a reference clock and a feedback clock, to generate an output that controls the VCO (Voltage Controlled Oscillator) in the PLL. The PFD detects phase differences between the input signals and produces an error signal used to adjust the VCO frequency, ensuring synchronization between the input and output signals. This synchronization is essential for various applications in digital electronics, where precise timing and frequency control are required for proper circuit operation. The PFD plays a vital role in maintaining stability and accuracy in PLL systems, contributing to the overall performance of digital circuits.

# Application

**PLL (Phase-Locked Loop) Systems:** The primary application of a PFD is in PLL circuits, where it compares the phase and frequency of a reference clock and feedback clock to generate an error signal that controls the Voltage Controlled Oscillator (VCO) to maintain synchronization.

**Timing and Frequency Control:** PFDs are essential for maintaining precise timing and frequency control in digital electronics, ensuring proper operation of various circuits and systems.

**Synchronization:** By detecting phase differences between input signals, the PFD enables synchronization between the reference and feedback clocks, which is crucial for many applications.

**Stability and Accuracy:** The PFD plays a vital role in maintaining the stability and accuracy of PLL systems, contributing to the overall performance of digital circuits.

**Monitoring and Diagnostics:** PFDs can be used to monitor and diagnose the phase and frequency relationships in electronic systems, aiding in troubleshooting and optimization.

**Wireless Communications:** PFDs are commonly used in wireless communication systems, such as ZigBee and Bluetooth LE, to ensure accurate frequency and timing control.

# Verilog Code

## **i) D-flipflop code:**

```
`timescale 1ns / 1ps

module dff(
input clk,rst,d,
output reg q
);

always@(posedge clk or posedge rst)
begin
    if(rst==1'b1)
        q <= 1'b0;
    else
        q <= d;
    end
endmodule
```

## **ii) PFD Code:**

```
`timescale 1ns / 1ps

module pfd(
input a, b,
output qa, qb
);
    wire w;
    dff DFF1(a,w,1'b1,qa);
    dff DFF2(b,w,1'b1,qb);
```

```
    and AND(w,qa,qb);  
endmodule
```

### **iii) Testbench Module:**

```
`timescale 1ns / 1ps
```

```
module tb( );
```

```
    wire qa,qb;
```

```
    reg a,b;
```

```
    integer i;
```

```
    pfd dut(a,b,qa,qb);
```

```
    initial begin
```

```
        a=1'b0;b=1'b0;
```

```
        for(i=0; i<200; i=i+1)
```

```
        begin
```

```
            #5;
```

```
            a=~a;
```

```
            #10;
```

```
            b=~b;
```

```
        end
```

```
    end
```

```
endmodule
```

# RTL of PFD




Fig. 1 - RTL of PFD

## Internal RTL of D-flipflop




Fig. 2 - Internal RTL of D-flipflop

# Timing Diagram of PFD




Fig. 3 - Timing diagram of PFD

## Conclusion

The Phase Frequency Detector (PFD) is a critical component in VLSI design, particularly in the context of Phase-Locked Loop (PLL) systems. The key role of the PFD is to compare the phase and frequency of a reference clock and a feedback clock, generating an error signal that is used to control the Voltage Controlled Oscillator (VCO) in the PLL.

The importance of the PFD lies in its ability to maintain synchronization, timing, and frequency control in digital circuits and communication systems. By detecting phase differences between the input signals, the PFD enables the PLL to adjust the VCO frequency, ensuring that the output clock is aligned with the reference clock.

In conclusion, the Phase Frequency Detector is a fundamental building block in VLSI design, playing a vital role in maintaining the precise timing and frequency control required for the efficient and reliable operation of modern digital systems.