

Assignment-2

1 → Modes of 8086 Microprocessor

→ There are two modes → ① Minimum mode ② Maximum mode.

① Minimum Mode

- Activated by setting the MN/MX pin to High (logic 1).
- 8086 itself generates control signals.
- Used for simpler systems.
- Control signals generated by 8086 →
 - RD, WR, ALE, DT/R, DEN, etc.

② Maximum mode

- Activated by setting the MN/MX pin to Low (logic 0).
- Control signals are generated by an external bus controller (8288).
- Used when multiple processors are in the system.
- Control signals → S₀, S₁, S₂.

2 → a) Flag Register of 8086

• 16-bit register containing status and control flags.

• Status flags → CF (Carry), PF (Parity), AF (Auxiliary Carry), ZF (Zero), SF (Sign), OF (overflow).

• Control flags → TF (Trap), IF (Interrupt Enable), DF (direction).

⑥ RISC vs CISC

Reduced Instruction Set

- Simple, fixed-length instructions.
- Faster, needs more instructions.
- Ex → ARM, MIPS

Complex Instruction Set

- Complex, variable-length instructions
- fewer instructions per task.
- Ex → x86 (8086), intel.

③ Memory-mapped I/O

- I/O devices share address space with memory.
- Instructions like MOV used.
- 16-bit addresses

I/O-mapped I/O

- I/O devices have separate address space.
- Special instruction like IN, OUT.
- 8-bit port addresses.

3. ① Immediate addressing

↳ MOV AX, 1234H.

② Register addressing

↳ MOV AX, BX

③ Direct addressing

↳ MOV AX, [1234H]

④ Register Indirect

↳ MOV AX, [BX]

⑤ Based Addressing

↳ MOV AX, [BX + 04H]

⑥ Indexed Addressing


↳ MOV AX, [SI + 10H]

⑦ Base-Indexed Addressing

↳ MOV AX, [BX + SI]

⑧ Relative Addressing

↳ JMP Label.



- D_0-D_7 → These are data pins for transferring 8-bit data.
- RD (Read) → Used for reading data from the timer.
- WR (Write) → Used to write data into the timer.
- CS (Chip select) → Enable the chip for operation.
- A_0, A_1 → Address pins used for selecting registers.
- CLK_0, CLK_1, CLK_2 → Clock input for counters.
- OUT_0, OUT_1, OUT_2 → Counter outputs.
- GND & V_{CC} → Ground and Power connections.

Modes of operation

MODE 0 → Interrupt on terminal count.

MODE 1 → Programmable one-shot.


MODE 2 → Rate generator.

MODE 3 → Square wave generator.

MODE 4 → Software triggered strobe.

MODE 5 → Hardware triggered strobe.

⑤




→ Master-Slave Configuration

- The master controller handles communication with the CPU.
- Slave controllers extend interrupt-handling capacity.

→ Architecture


- Control Registers → Initialization and operation modes are configured here.
- Interrupt Request Register (IIR) → Holds pending interrupts.
- In-Service Register (ISR) → Holds interrupts being serviced.
- Priority Resolver → Determines priority levels.
- Data bus buffer → Facilitates data transfer.

6.



8257 direct memory access controller has the following components:

1. Data bus buffer → Facilitates data transfer.
2. Address Register → Holds memory addresses for DMA transfer.
3. Control Register → Configures DMA operation modes.
4. Mode Set Register → Determines transfer modes.



D₀-D₇ → Data bus for transferring 8-bit data.

CS (Chip Select) → Activates the controller.

IOR/IOW → I/O read and write control.

MEMR/MEMW → Memory read and write signals.

A₀-A₃ → Address bus to select registers.

DRQ_n/DACK_n → DMA request and acknowledgment for each channel.

GND/VCC → Ground and Power.

8 → Time delays are crucial for synchronizing operations in embedded systems, ensuring appropriate intervals between tasks.

MOV B, 3BH ; outer loop count

MOV C, 0FH ; Inner loop count

DEC C ; Decrement inner loop

JNZ ; Jump if not zero

DEC B ; Decrement outer loop

JNZ ; Jump if not zero

9 → To calculate the number of iterations for a 1ms delay →

1. Determine the clock frequency of the system.
2. Calculate the clock period.
3. Estimate the number of clock cycles per instruction.

10 → ① I/O Mode

- Mode 0 (Basic Input/output) → Simple Input/output without handshaking.
- Mode 1 (Strobed Input/output) → Input/output with handshaking signals for synchronization.
- Mode 2 (Bidirectional Data Transfer) → Allows bidirectional data transfer with handshaking.

② BSR mode (Bit set / Reset) →

- This mode is used to set or reset individual bits of Port C.
- Only one bit of Port C can be modified at a time.
- The control word format for BSR mode includes:
 - D7 → Set to 0 for BSR mode.
 - D3-D2 → select the bit of Port C to modify.
 - D0 → Set to 1 to set the bit, or 0 to reset it.

→ MOV AL, 94H
MOV AL, A4H
MOV AL, 90H
MOV AL, A0H