1-1 Modes of 8086 Microprocesses

Is There are two modes of a Minimum mide of maximum mode.

### 1 Minimum Mode

- 4 Activated by setting the MN/mx pin to Nin (logic 1).
- -> 8086 itself generates control signals.
- Used for simpler systems.
- -> Control signals generated by 90864
  - · RO, WR, ALE, OT /R, DEN, etc.
- (1) Maximum mode
  Is Activated by setting the MN/MX pen to low (livic 0).

  → Control signals are generated by an external bus contailler (92.89).
  - Used when multiple processors are in the System.
  - + Control dignals : 50, 51, 52.

# 2 0 flag sogister of 8086

· 16-bit register containing status and control flags.

- Status flags :> CF(coopy), PF (Parity), AF (Auxiliary Coopy), 2F (20ho), SF(Sign)
  - · Control flags: TF (Trup) , IF (Interlupt Enable), OF (direction)

### (B) RISC & CISC

### Reduced Instruction Set

- Simple, fixed-length, instructions.
- -> Faster, needs more instructions EX-1 ALM, MIRS

### the notations staying

- ornplex , variable-length netwerton
- & fewer instruction per took.

Detr (808) 38x me).


- @ monory-mapped 110
- → I/O devices share address space with memory.
- Instanctions like mov used.
- = 16-bit addresses
- 3. (1) Immediate addressing 4 mov Ax, 1234H.
  - Register addressing 4 may Ax, Bx
  - B Move AX, [1294H).
  - Register Indirect Mov Ax, (AX)
  - Board Addressing Is mov Ax, (8x+04h)
  - 6 Indexed Aldrewing 6 Mov Ax, (SI+10X)
  - Bak-Indexed Addressing
    Les mov Ad, (Bx+SJ)
  - (3) Relative Addressing 4 Jmp Label.

Ilo-Mapped Ilo

-> 1/0 devices have separate address space.

is special instruction like In, out

+ 8-bit bort addresses.



### mudes of operation

. How I think to thereford to 300ml.

moe 1 + Buzzammable one-shot.

MUDE 24 Rate generator.

MODE 34 Square viave generator.

muse y + Software trigged strobe.

solute begget excubed +230cm

· Do-Dq + These one data kind for transferling 8-bit data.

· RO (Read) - Used for seading data from the times.

. WRI white I used to write . Into the


. cs (chip selects smalle the chip for operation.

. Ao, As - Address pure used for selecting registers.

· CLKO, CLKI, CLIC2+ Clock and input for

. Outo, out I, outer Counter outputs.

. GND & UCC + brand and Power connections.




### -> Mastor-Slave Configuration

- . The mester controller handles communication with the CPU.
- · Slave controllers extend interrupt hadling capacity.

#### -> Architecture

- · Control Resistary: Tritalization and operation needs modes are configured here.
- · Intersupt Request Ryster (TAR) + Holds pendry intersupts.
- besieved god equeratine while + (122) rotings source IT.
- · Brissity herolves , Determined pariolity levels.
- · Data bus buffer + facilitates of data traveler.



8257 direct memory access controller has the following components +

2. Address legister + Nolds memory addresses from DMA bonsfer.

3. Control Register + Configures DMA operation modes.

4. Made let Posistes y Octommes transfer modes.

1 JOR 4 1 IOW + 2 40 -1Ag MEMR = 3 WEWM F 30 -A-8 MARK 45 30 - 3 Ag 37 - > A4 Roody - 36 36 -STC HLDA ->7 35 6-1A3 ADSTB 48 31 6 A2 AEN 6-3 33 C- 1 A1 MRQ 00 10 32 - 3 Ao CS -3 11 31 to Ucc Cek - 1/2 30 0-10. 20 000 RESET - 3 13 20 0-10-DACK, E-14 27 -- 0 MIKE +15 26 - > b; DL83 - 1/6 25 - SOACKS ORQ3 -317 24 - > UACK, ORE1 -3/18 23 Es 01 ORB - 19 22 000 21 6-103 GIND = 20

00-07 + Oata bus for transforming 8-bit data.

CSCOND Select+ Activates the controller

IORIIUN + I/O Sead and write control.

MERAL | memby sead and waite signals.

Ao-Az + Addrew bus to select register.

ORAn | DACKN -> DAGA Sequest and admonstedgment for each channel.

GNO | VCC -> Ground and Power.

Time delays are at chical for synchronizing operations in embandded estate nearted sharethe stringered prisers, enough

Mov B, 38H ; outer les count. mov c, FFX & Inner loop cant DCR C ; Decrement inner loop JNZ ; timp if not zone. DCRB ; Decrement outer loop. INZ ; Jump if not 2010 2020

# 9. To calculate the number of iterations for to 1 no delay is

- 1. Detamine the clock frequency of the system.
- 2. Calculate the clock period.
- 3. Estimate the number of clock cycles per instruction.

## · Mode O (Basic Mput | ordpust) - Simple Input | ordput without handshading. 10 to To Mode

- · Mode 1 [Stacked Input outhor) Input (output with hardsholding somes for
  - · mode 2 | Bidisectional Octor Bossfer) + Allows bidisectional data tonsfor with hardshalang.

### 2) BSR made ( Rit set | Roset) ->

- · This mode is used to set on seset individual tits of Post C.
  - , only one lit of Post C can be modified at a stone.
    - · The control word format for BSR made includes:
      - · Of: + Set to 0 for BSK mode.
      - · 03-03 + Select the bit of Bot C to modify.
      - · Do + Set to I to set the lit, or O to nevet it.

MYP, JA UOM E-MPA, JA UOM MUBIJA VOM mu AL, A04