


## Embedded Systems Microcontrollers


## Targets

- To enable the use of  $\mu$ Controller **peripherals** based on the manufacturer's information.
- Training in the use of Embedded Systems (ES) **development environments**.
- To enable the use of common resources in some  $\mu$ Controllers for **signal processing**.




## Major players in microchips fabrication

- Manufacturers of photolithographic systems.
  - ASML (accounts for the 67% of worldwide sales).
  - Ultratech.
  - Canon.
  - Nikon.
- Major integrated circuits manufacturers
  - INTEL (it is headquartered in EEUU and fabricates its own chips)
  - Samsung (it is headquartered in South Korea and fabricates for Qualcomm, IBM, Nvidia, Tesla, ...)
  - TSMC (it is headquartered in Taiwan and fabricates for Apple, AMD, Qualcomm, Altera, Broadcom, Nvidia, Sony, Huawei, ...)
  - GlobalFoundries (it is headquartered in EEUU and fabricates for AMD, Broadcom, Qualcomm, STMicroelectronics, ...)



## Microcontrollers

- They are "complete" computers (CPU, memory, oscillator + "previously" considered peripheral components) in a single integrated circuit.
- If peripheral components and memory are absent, we are talking about microprocessors.





## Semiconductors market (2021)

1Q21 Rank	1Q20 Rank	Company	Headquarters	1Q20 Total IC	1Q20 Total O-S-D	1Q20 Total Semi	1Q21 Total IC	1Q21 Total O-S-D	1Q21 Total Semi	1Q21/1Q20 % Change
1	1	Intel	U.S.	19,508	0	19,508	18,676	0	18,676	-4%
2	2	Samsung	South Korea	14,030	767	14,797	16,152	920	17,072	15%
3	3	TSMC (1)	Taiwan	10,319	0	10,319	12,911	0	12,911	25%
4	4	SK Hynix	South Korea	5,829	210	6,039	7,323	305	7,628	26%
5	5	Micron	U.S.	5,004	0	5,004	6,580	0	6,580	31%
6	7	Qualcomm (2)	U.S.	4,050	0	4,050	6,281	0	6,281	55%
7	6	Broadcom Inc. (2)	U.S.	3,673	409	4,082	4,355	485	4,840	19%
8	9	Nvidia (2)	U.S.	3,074	0	3,074	4,630	0	4,630	51%
9	8	TI	U.S.	2,974	190	3,164	3,793	235	4,028	27%
10	16	MediaTek (2)	Taiwan	2,022	0	2,022	3,849	0	3,849	90%
11	18	AMD (2)	U.S.	1,786	0	1,786	3,445	0	3,445	93%
12	11	Infineon	Europe	1,828	876	2,704	2,170	1,083	3,253	20%
13	10	Apple* (2)	U.S.	2,770	0	2,770	3,080	0	3,080	11%
14	14	ST	Europe	1,483	745	2,228	2,011	994	3,005	35%
15	13	Kioxia	Japan	2,567	0	2,567	2,585	0	2,585	1%
Top-15 Total				80,917	3,197	84,114	97,841	4,022	101,863	21%

(1) Foundry (2) Fabless  
Source: Company reports, IC Insights' Strategic Reviews database \*Custom processors/devices for internal use.

## Microcontrollers market




Source: Infineon's 2020 Q4 financial report (data source Omdia)

# Microcontrollers market




# Power devices market




**IPMs**


**2019 total market: \$1.59bn**




## Perception of the microcontroller market




## Perception of the microcontroller market



Please select the processor vendors you are familiar with.



## Perception of the microcontroller market




## Practical example. dsPIC33F

### Block diagram

## Program memory



## Peripherals




- Data memory

## Ordinary ALU

- DSP engine

# dsPIC33F

Program model



Register(s) Name	Description
W0 through W15	Working register array
ACCA, ACXB	40-bit DSP Accumulators
PC	23-bit Program Counter
SR	ALU and DSP Engine Status register
SPLIM	Stack Pointer Limit Value register
TBLPAG	Table Memory Page Address register
PSVPAG	Program Space Visibility Page Address register
RCOUNT	REPEAT Loop Count register
DCOUNT	DO Loop Count register
DOSTART	DO Loop Start Address register
DOEND	DO Loop End Address register
CORCON	Contains DSP Engine and DO Loop control bits


# dsPIC33F

Program memory



Program memory generic map


Fetch




Note 1: Increment of PC+22+1 is equivalent to PC+22-0+2.

# dsPIC33F


Memory and stack pointer operation



Device reset



Push





Push



Pop




# dsPIC33F

Memory and stack pointer operation





# dsPIC33F

Program memory access using table instructions




# dsPIC33F


Program memory visibility using from data space



## Data memory



## Generic data memory for dsPIC33F Family




## Data memory of dsPIC33FJ128MC802

## dsPIC33F

## Interrupts

- The CPU can operate at 16 priority levels (0..15).
- The current CPU priority is encoded in:
  - **IPL <0-2> in SR register.**
  - **IPL3 in CORCON register.**
- For an interrupt to be attended its priority must be greater than current CPU priority.
- Traps (level 8 and above) cannot be masked.
- The **IPCx** registers are used to assign the priority of an interrupt.
- The **IFSx** registers allow the flag of an interrupt to be updated.
- The **IECx** registers allow interrupts to be enabled.



# dsPIC33F

## Interrupts

- The XC16 compiler
    - Provides meaningful names for each interrupt routine ([http://microchip/xc16/vX.XX/docs/vector\\_docs](http://microchip/xc16/vX.XX/docs/vector_docs))
    - As a prologue to the interrupt processing, it saves the work registers (W0..W15), the status register (SR) and the counter for the Repeat instruction. If you want to save something else, you can specify it as a parameter in the interrupt processing routine.
- ```
void __attribute__((interrupt(no_auto_psv, save(var1, var2)))) isr0(void);
```
- If you are interested in the option of quick context saving (PUSH.S and POP.S)
 

```
void __attribute__((interrupt(no_auto_psv, shadow))) isr0(void);
```
  - There are more options (see compiler manual).

## dsPIC33F

## Interrupts

- Interruptions with the same priority level resolve the conflict by applying "natural order".
- The dsPIC33F has four possible sources of non-maskable interrupts:
  - Oscillator failure.
  - Address error.
  - Stack error.
  - Math error.
  - DMAC error.

[illegible]

## dsPIC33F

## Some outstanding peripherals and configuration features


- Input output ports.
- System clock signal generator
- Timers.
- USART.
- CAD.



## dsPIC33F

## IO Ports


- TRIS register. It specifies the direction in which digital data travels.
- PORT register. It is used to read or write to a port.
- LAT register. It is used to write to a port or to read the last write to the output latch.





# dsPIC33F

System clock signal generator



$$F_{osc} = F_{in} \times \left( \frac{M}{N1 \times N2} \right) = F_{in} \times \left( \frac{(PLLDIV + 2)}{(PLLPRE + 2) \times (PLLPOST + 1)} \right)$$

Where,

N1 = PLLPRE + 2

N2 = 2 x (PLLPOST + 1)

M = PLLDIV + 2

- In several of the possible oscillator modes we can use a frequency multiplier (PLL)

| Oscillator Source | Oscillator Mode                                | FNOSC Value | POS CMD Value | Note |
|-------------------|------------------------------------------------|-------------|---------------|------|
| S0                | Fast RC Oscillator (FRC)                       | 000         | xx            | 1    |
| S1                | Fast RC Oscillator with PLL (FRCPLL)           | 001         | xx            | 1    |
| S2                | Primary Oscillator (EC)                        | 010         | 00            | 1    |
| S2                | Primary Oscillator (XT)                        | 010         | 01            |      |
| S2                | Primary Oscillator (HS)                        | 010         | 10            |      |
| S3                | Primary Oscillator with PLL (ECPLL)            | 011         | 00            | 1    |
| S3                | Primary Oscillator with PLL (XTPLL)            | 011         | 01            |      |
| S3                | Primary Oscillator with PLL (HSPLL)            | 011         | 10            |      |
| S4                | Secondary Oscillator (DSO)                     | 100         | xx            | 1    |
| S5                | Low-Power RC Oscillator                        | 101         | xx            | 1    |
| S6                | Fast RC Oscillator with +16 divider (FRCDIV16) | 110         | xx            | 1    |
| S7                | Fast RC Oscillator with +N divider (FRCDIVN)   | 111         | xx            | 1, 2 |

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.  
Note 2: Default oscillator mode for an unprogrammed (erased) device.

# dsPIC33F

System clock signal generator

void init\_micro(void)

```
(
// Configure Oscillator to operate the device at ?? Mhz
// Fosc = Fin*M/(N1*N2), Fcy = Fosc/2
// Fosc = ??
// Fcy = ??
```


// Configure PLL prescaler, PLL postscaler and PLL divisor

```
PLLFBDbits.PLLDIV = xx; // M = PLLDIV + 2 = xx + 2 -> PLLDIV = M - 2
CLKDIVbits.PLLPOST = yy; // N2 = 2*(PLLPOST + 1) -> PLLPOST = (N2 / 2) - 1
CLKDIVbits.PLLPRE = zz; // N1 = PLLPRE + 2 -> PLLPRE = N1 - 2
```

// clock switching to incorporate PLL


```
_builtin_write_OSCCONH(0x03); // Initiate Clock Switch to Primary
_builtin_write_OSCCONL(0x01); // Start clock switching
```

```
while (OSCCONbits.COSC != 0b011); // Wait for Clock switch to occur
while (OSCCONbits.LOCK != 1) {}; // Wait for PLL to lock (if LOCK = 1 -> PLL start-up timer is satisfied)
```



# dsPIC33F

Timers



| REGISTER 12-1: T1CON: TMR1 CONTROL REGISTER |       |           |     |     |       |      |     |     |     |
|---------------------------------------------|-------|-----------|-----|-----|-------|------|-----|-----|-----|
| RW=0                                        | U=0   | RW=0      | U=0 | U=0 | U=0   | U=0  | U=0 | U=0 | U=0 |
| TON                                         | TSIDL | ---       | --- | --- | ---   | ---  | --- | --- | --- |
| Bit 15                                      |       |           |     |     |       |      |     |     |     |
| U=0                                         | RW=0  | RW=0      | U=0 | U=0 | RW=0  | RW=0 | U=0 | U=0 | U=0 |
| ---                                         | TSIDL | TCNPS+1,0 | --- | --- | TSIDL | ---  | --- | --- | --- |
| Bit 7                                       |       |           |     |     |       |      |     |     |     |

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'  
- = 1: Value at POR - = 0: Bit is set - = 1: Bit is cleared - = Bit is unknown

Bit 15: TON: Timer On bit  
1 = Starts 16-bit timer  
0 = Stops 16-bit timer  
Unimplemented: Read as '0'

Bit 14: TSIDL: Stop in Idle Mode bit  
1 = Discontinuous timer operation when device enters idle mode  
0 = Continuous timer operation in idle mode  
Unimplemented: Read as '0'

Bit 13-7: T1CON: Timer Control Register Enable bit  
When T1CON.1:1 is written, the timer is enabled.  
When T1CON.1:1 is written, the timer is disabled.  
0 = Timer time accumulator enabled  
1 = Timer time accumulator disabled  
Unimplemented: Read as '0'

Bit 12-6: TMR1PR: TMR1 Input Clock Prescaler Select bits  
11 = 1:256  
10 = 1:64  
09 = 1:32  
08 = 1:16  
07 = 1:8  
Unimplemented: Read as '0'

Bit 5: TMR1IF: TMR1 Interrupt Flag bit  
1 = TMR1 interrupt flag set  
0 = TMR1 interrupt flag cleared  
Unimplemented: Read as '0'

Bit 4: TMR1IF: TMR1 Interrupt Flag bit  
1 = TMR1 interrupt flag set  
0 = TMR1 interrupt flag cleared  
Unimplemented: Read as '0'

Bit 3: TMR1IF: TMR1 Interrupt Flag bit  
1 = TMR1 interrupt flag set  
0 = TMR1 interrupt flag cleared  
Unimplemented: Read as '0'

Bit 2: TMR1IF: TMR1 Interrupt Flag bit  
1 = TMR1 interrupt flag set  
0 = TMR1 interrupt flag cleared  
Unimplemented: Read as '0'

Bit 1: TMR1IF: TMR1 Interrupt Flag bit  
1 = TMR1 interrupt flag set  
0 = TMR1 interrupt flag cleared  
Unimplemented: Read as '0'

Bit 0: TMR1IF: TMR1 Interrupt Flag bit  
1 = TMR1 interrupt flag set  
0 = TMR1 interrupt flag cleared  
Unimplemented: Read as '0'

# dsPIC33F

Timers


- It is possible to work with 32-bit timers from two 16-bit timers.

| TYPE B timer (lsw) | TYPE C timer (msw) |
|--------------------|--------------------|
| Timer2             | Timer3             |
| Timer4             | Timer5             |
| Timer6             | Timer7             |
| Timer8             | Timer9             |

- The 32-bit timers are configured using the type B timer registers (with the exception of the TSIDL bit).
- The 32-bit timers use the interrupt processing, priority, interrupt flag, and enable flag of the type C timer.

# dsPIC33F

Timers



- TIMERx tipo B
- TIMERy tipo C

Note 1: ADC trigger is available only on TMR3, TMR2 and TMR5, TMR2 32-bit timer.  
Note 2: Timer x is a Type B Timer (x = 2 and 4).  
Note 3: Timer y is a Type C Timer (y = 3 and 5).

# dsPIC33F

Timers

| REGISTER 13-1: T2CON: TMR2 CONTROL REGISTER (x = 2 or 4) |       |           |     |     |       |      |     |     |     |
|----------------------------------------------------------|-------|-----------|-----|-----|-------|------|-----|-----|-----|
| RW=0                                                     | U=0   | RW=0      | U=0 | U=0 | U=0   | U=0  | U=0 | U=0 | U=0 |
| TON                                                      | TSIDL | ---       | --- | --- | ---   | ---  | --- | --- | --- |
| Bit 15                                                   |       |           |     |     |       |      |     |     |     |
| U=0                                                      | RW=0  | RW=0      | U=0 | U=0 | RW=0  | RW=0 | U=0 | U=0 | U=0 |
| ---                                                      | TSIDL | TCNPS+1,0 | --- | --- | TSIDL | ---  | --- | --- | --- |
| Bit 7                                                    |       |           |     |     |       |      |     |     |     |

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'  
- = 1: Value at POR - = 0: Bit is set - = 1: Bit is cleared - = Bit is unknown

Bit 15: TON: Timer On bit  
1 = Starts 16-bit timer  
0 = Stops 16-bit timer  
Unimplemented: Read as '0'

Bit 14: TSIDL: Stop in Idle Mode bit  
1 = Discontinuous timer operation when device enters idle mode  
0 = Continuous timer operation in idle mode  
Unimplemented: Read as '0'

Bit 13-7: T2CON: Timer Control Register Enable bit  
When T2CON.1:1 is written, the timer is enabled.  
When T2CON.1:1 is written, the timer is disabled.  
0 = Timer time accumulator enabled  
1 = Timer time accumulator disabled  
Unimplemented: Read as '0'

Bit 12-6: TMR2PR: TMR2 Input Clock Prescaler Select bits  
11 = 1:256  
10 = 1:64  
09 = 1:32  
08 = 1:16  
07 = 1:8  
Unimplemented: Read as '0'

Bit 5: TMR2IF: TMR2 Interrupt Flag bit  
1 = TMR2 interrupt flag set  
0 = TMR2 interrupt flag cleared  
Unimplemented: Read as '0'

Bit 4: TMR2IF: TMR2 Interrupt Flag bit  
1 = TMR2 interrupt flag set  
0 = TMR2 interrupt flag cleared  
Unimplemented: Read as '0'


Bit 3: TMR2IF: TMR2 Interrupt Flag bit  
1 = TMR2 interrupt flag set  
0 = TMR2 interrupt flag cleared  
Unimplemented: Read as '0'

Bit 2: TMR2IF: TMR2 Interrupt Flag bit  
1 = TMR2 interrupt flag set  
0 = TMR2 interrupt flag cleared  
Unimplemented: Read as '0'

Bit 1: TMR2IF: TMR2 Interrupt Flag bit  
1 = TMR2 interrupt flag set  
0 = TMR2 interrupt flag cleared  
Unimplemented: Read as '0'

Bit 0: TMR2IF: TMR2 Interrupt Flag bit  
1 = TMR2 interrupt flag set  
0 = TMR2 interrupt flag cleared  
Unimplemented: Read as '0'

USART




- It allows serial communication between two (or more) devices.
- It can work with only three wires: transmission, reception and ground.

USART

- **Registers**
  - **UxMODE**. It allows to establish mode of operation.
  - **UxSTAT**. It allows to read the status of the device.
  - **UxRXREG**. Receive register. Stores the last data received.
  - **UxTXREG**. Transmite register. Allows to send data.
  - **UxBRG**. Baud rate register. It is used to set the speed of communications.

### USART. Transmitter block diagram




Use the following steps when setting up a transmission:

1. Initialize the UXBURG register for the appropriate baud rate (see 37.3 "UART Baud Rate Generator").
2. Set the number of data bits, number of Stop bits, and parity selection by writing to the UXTXSEL<10:0> and UXTXEN<15:0> bits of the UXTXREG register.
3. If transmit interrupts are desired, set the UXTXIE control bit in the corresponding Interrupt Enable Control register (IEC).
4. Specify the interrupt priority for the transmit interrupt using the UXTXIP<2:0> control bits in the corresponding Interrupt Priority Control register (IPC). Also, select the Transmit Interrupt mode by writing the UXTXIM<1:0> (UXTXIA<15:13>) bits.
5. Enable the UART module by setting the UARTEN (UXTXEN<15:0>) bit.
6. Enable the transmission by setting the UTXEN (UXTXEN<10:0>) bit, which will also set the UXTXIF flag.
7. The UXTXIF bit should be cleared in the software routine that services the UART transmit interrupt. The operation of the UXTXIF bit is controlled by the UTXISEL<1:0> control bits.
8. Load data into the UXTXREG register (starts transmission).

If 9-bit transmission has been selected, load a word. If 8-bit transmission is used, load byte. Data can be loaded into the buffer until the UTXBF status bit (UxSTA<9>) is set.

### USART. Receiver block diagram



#### 17.7.4 Setup for UART Reception

Use the following steps when setting up a reception:

1. Initialize the U0XBR register for the appropriate baud rate (see 17.3 "UART Baud Rate Generator").
2. Set the number of data bits, number of Stop bits, and parity selection by writing to the UM0XSEL<2:0> (UM0XSEL<2:0> is STSEL (UM0XSEL<0> is bit).
3. If interrupts are desired, set the U0XRIE bit in the corresponding Interrupt Enable Control (IEC) register.
4. Specify the interrupt priority for the interrupt using the U0XIRP<2:0> control bits in the corresponding Interrupt Priority Control register (IPC). Also, select the Receive Interrupt mode by writing to the U0XIR<1:0> (U0XIR<1:0> is bits).
5. Enable the UART module by setting the UARTEN (UM0MODE<15> is bit).
6. Receive interrupts will depend on the U0RXISEL<1:0> control bit settings.
7. If receive interrupts are not enabled, the user application can poll the U0RXDA bit. The U0RXIF bit should be cleared in the software routine that services the UART receive interrupt.
8. Read data from the receive buffer.

If 9-bit transmission has been selected, read a word; otherwise, read a byte. The URXDA status bit ( $UxSTA<0>$ ) will be set whenever data is available in the buffer.

Example 17-3 provides sample code that sets up the UART for reception.

USART, Baud rate

Equation 17-1: UART Baud Rate (BRGH = 0)

$$\text{Baud Rate} = \frac{F_{CY}}{16 \times (UxBRG + 1)} \dots\dots(1)$$

$$U_{XBRG} = \frac{F_{CY}}{16 \times \text{Baud Rate}} - 1 \dots\dots(2)$$

**Note:**  $F_{CY}$  denotes the instruction cycle clock frequency ( $F_{osc}/2$ ).

Equation 17-2: UART Baud Rate (BRGH = 1)


$$\text{Baud Rate} = \frac{F_{CY}}{4 \times (UxBRG + 1)} \dots\dots(1)$$

$$U_{xBRG} = \frac{F_{CY}}{4 \times \text{Baud Rate}} - 1 \dots\dots(2)$$

**Note:**  $F_{CY}$  denotes the instruction cycle clock frequency.

CAD

- Allows continuous and automatic sampling and conversion of single or multiple channels (up to 1.1 Msps).
- The dsPIC33F family has devices with 32 analog channels.
- External pins are available to set reference voltages (this allows to increase the resolution of the measurement).
- A 10-bit or 12-bit conversion is selectable.




## dsPIC33F

CAD

Total time of conversion

Sample interval


Conversion interval



10 bits

$$T_{AD} = T_{CY}(ADCS + 1)$$

$$ADCS = \frac{T_{AD}}{T_{CY}} - 1$$



12 bits

Minimum  $T_{AD} = 75$  ns


A 10 bits conversion requires 12  $T_{AD}$

A 12 bits conversion requires 14  $T_{AD}$

## dsPIC33F

CAD

- In 10 bit mode:
  - Four independent S&H circuits could be used (CH0 to CH3).
  - Then multiple samples (simultaneous or sequential) and conversion are allowed in each ADC cycle.
- In 12 bit mode only CH0 S&H is used (and no simultaneous samples are allowed).



## dsPIC33F

CAD

ADxCON1

- Sampling and conversion could be started manually.
- Sample and conversion could be started automatically.
- It is also possible continuous data conversion (free running).

**SAMP:** ADC Sample Enable bit  
 1 = ADC Sample/Hold amplifiers are sampling  
 0 = ADC Sample/Hold amplifiers are holding  
 If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1.  
 If SSRG = 000, software can write '0' to end sampling and start conversion. If SSRG ≠ 000, automatically cleared by hardware to end sampling and start conversion.

**SSRC-2(b):** Sample Clock Source Select bits  
 111 = Internal counter ends sampling and starts conversion (auto-convert)  
 110 = Reserved  
 101 = Reserved  
 100 = Reserved  
 011 = MPWM interval ends sampling and starts conversion  
 010 = GP timer (Timer3 for ADC1, Timer5 for ADC2) compare ends sampling and starts conversion  
 001 = Active transition on INTx pin ends sampling and starts conversion  
 000 = Clearing sample bit ends sampling and starts conversion

## dsPIC33F

CAD



- The following steps should be followed for performing an A/D conversion:
- Select 10-bit or 12-bit mode (ADxCON1<10>)
  - Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>)
  - Select the analog conversion clock to match desired data rate with processor clock (ADxCON3<7:0>)
  - Select port pins as analog inputs (ADxPCFGH<15:0> and ADxPCFGL<15:0>)
  - Determine how inputs will be allocated to Sample/Hold channels (ADxCHS0<15:0> and ADxCHS123<15:0>)
  - Determine how many Sample/Hold channels will be used (ADxCON2<9:8>, ADxPCFGH<15:0> and ADxPCFGL<15:0>)
  - Determine how sampling will occur (ADxCON1<3>, ADxCSSH<15:0> and ADxCSSL<15:0>)
  - Select Manual or Auto Sampling
  - Select conversion trigger and sampling time
  - Select how conversion results are stored in the buffer (ADxCON1<9:8>)
  - Select interrupt rate or DMA buffer pointer increment rate (ADxCON2<9:5>)
  - Select the number of samples in DMA buffer for each ADC module input (ADxCON4<2:0>)
  - Select the data format
    - Configure ADC interrupt (if required)
      - Clear ADxIF bit
      - Select interrupt priority (ADxIP<2:0>)
      - Set ADxIE bit
  - Configure DMA channel (if needed)
  - Turn on ADC module (ADxCON1<15>)

Thank you