Máster Universitario en Software de Sistemas Distribuidos y Empotrados



Embedded Systems Microcontrollers

Targets

- To enable the use of µController peripherals based on the manufacturer's information.
- Training in the use of Embedded Systems (ES) development environments.
- To enable the use of common resources in some µControllers for signal processing.



Major players in microchips fabrication

Manufacturers of photolotographic syste

- ML (accounts for the 67% of worldwide sales)


- Major integrated circuits manufacturers
- INTEL (it is headquartered in EEUU and fabricates its own chips).
- Samsung (it is headquartered in South Korea and fabricates for Qualcomm, IBM, Nvidia, Tesla, ...).

 TSMC (it is headquartered in Taiwan and fabricates for Apple, AMD, Qualcomm, Altera, Broadcom, Nvidia, Sony, Huawei, ...).
- GlobalFoundries (it is headquartered in EEUU and fabricates for AMD, Broadcom, Qualcomm, STMicroelectronics, ...).



Microcontrollers

- They are "complete" computers (CPU, memory, oscillator + "previously" considered peripheral components) in a single integrated circuit.
- If peripheral components and memory are absent, we are talking about microprocessors




Semiconductors market

	1Q20 Rank		Headquarters	1Q20 Total IC	Total O-S-D	1Q20 Total Semi	1Q21 Total IC	1Q21 Total O-S-D	1Q21 Total Semi	1Q21/1Q20 % Change
1	1	Intel	U.S.	19,508	0	19,508	18,676	0	18,676	-4%
2	2	Samsung	South Korea	14,030	767	14,797	16,152	920	17,072	15%
3	3	TSMC (1)	Taiwan	10,319	0	10,319	12,911	0	12,911	25%
4	4	SK Hynix	South Korea	5,829	210	6,039	7,323	305	7,628	26%
5	5	Micron	U.S.	5,004	0	5,004	6,580	0	6,580	31%
6	7	Qualcomm (2)	U.S.	4,050	0	4,050	6,281	0	6,281	55%
7	6	Broadcom Inc. (2)	U.S.	3,673	409	4,082	4,355	485	4,840	19%
8	9	Nvidia (2)	U.S.	3,074	0	3,074	4,630	0	4,630	51%
9	8	TI	U.S.	2,974	190	3,164	3,793	235	4,028	27%
10	16	MediaTek (2)	Taiwan	2,022	0	2,022	3,849	0	3,849	90%
11	18	AMD (2)	U.S.	1,786	0	1,786	3,445	0	3,445	93%
12	11	Infineon	Europe	1,828	876	2,704	2,170	1,083	3,253	20%
13	10	Apple* (2)	U.S.	2,770	0	2,770	3,080	0	3,080	11%
14	14	ST	Europe	1,483	745	2,228	2,011	994	3,005	35%
15	13	Kioxia	Japan	2,567	0	2,567	2,585	0	2,585	1%
- Top-15 Total				80,917	3,197	84,114	97,841	4,022	101,863	21%


- Top-15 Total
(1) Foundry (2) Fabless y reports, IC Insights' Strategic Reviews database


*Custom processors/devices for internal use


Microcontrollers market









































dsPIC33F

nterrupts

- The CPU can operate at 16 priority levels (0..15).
- · The current CPU priority is encoded in:
- IPL<0:2> in SR register
- · IPL3 in CORCON register.
- · For an interrupt to be attended its priority must be greater than current CPU priority.
- · Traps (level 8 and above) cannot be masked.
- The IPCx registers are used to assign the priority of an interrupt.
- The IFSx registers allow the flag of an interrupt to be updated.
- · The IECx registers allow interrupts to be enabled.

stand Order Priority		Reset - 90YD Instruction	0x000000
	- T	Reset - 90TO Address	0x000002
		Preserved	0x000004
		Ospilator Fail Trap Vector	0x000006
		Address Dror Trug Vector	0x000000
		Stack Error Trap Vactor	0x00000A
		Math Error Trap Vector	0x00000C
		OMAC Error Trap Vector	94900000
		Peserved	0x000010
	2	Preserved	0v000013
ž.		Interrapt Vector 0	0v000014
₽.		Intersof Vector 1	0v000016
8			-
ß.			
О			
		Interrupt Vector \$2	040000000
		Interrupt Vector 53	9v90007F
		Interrupt Vector 54	0v000000
			-
		Interrupt Vector 135	0x0000FC
		Interrupt Vector 117	0x0000FE
	À	Preserved	0x000000
	Ť	Preserved	0x000002
		Reserved	0x900004
		Ospillator Fall Trap Vector	0x000006
		Address Error True Vector	0x000000
		Stack Divor Trap Vector	9x90010A
		Math Error Trap Vector	0x00010C
		DMAC Error Trap Vector	0x00010E
	\$	Reserved	0x0000139
	4	Reserved	0x000012
		Interrupt Vector 0	0x000014
		Interspt Vector 1	0x0000135
		-	1 :
		Interrupt Vector 52	09000170
		Interrupt Vector 53	0x00017E
		Interrupt Vector 54	0x000080
		-	
		Interrupt Vector 135	0x0001FC
		Interrupt Vector 117	0x0001FE
		START OF CODE	0×900200
			-

dsPIC33F

dsPIC33F

Interrunts

· The XC16 compiler

- Provides meaningful names for each interrupt routine (/.../microchip/xc16/vX.XX/docs/vector_docs)
- As a prologue to the interrupt processing, it saves the work registers (W0..W15), the status register (SR) and the counter for the Repeat instruction. If you want to save something else, you can specify it as a parameter in the interrupt processing routine.

void __attribute__((interrupt(no_auto_psv, save(var1, var2)))) isr0(void);

· If you are interested in the option of quick context saving (PUSH.S and POP.S)

void __attribute__((interrupt(no_auto_psv, shadow))) isr0(void);

· There are more options (see compiler manual).

dsPIC33F

Interrupts



- Interruptions with the same priority level resolve the conflict by applying "natural order".
- The dsPIC33F has four possible sources of non-maskable interrupts:
 - · Oscillator failure.
 - · Address error.
 - · Stack error.
 - Math error.
 - · DMAC error.

dsPIC33F


Some outstanding peripherals and configuration features

- · Input output ports.
- System clock signal generator
- · Timers.
- · USART.
- · CAD.



dsPIC33F


IO Ports



- TRIS register. It specifies the direction in which digital data travels.
- PORT register. It is used to read or write to a port.
- LAT register. It is used to write to a port or to read the last write to the output latch.

dsPIC33F

System clock signal generator



 $Fosc = F_{IN} \times \left(\frac{M}{N1 \times N2}\right) = F_{IN} \times \left(\frac{(PLLDIV + 2)}{(PLLPRE + 2) \times 2(PLLPOST + 1)}\right)$ Where, N1 = PLLPRE + 2 $N2 = 2 \times (PLIPOST + 1)$ M = PLLDIV + 2

 In several of the possible oscillator modes we can use a frequency multiplier (PLL)

Oscillator Source	Oscillator Mode	FNOSC Value	POSCMD Value	Note
S0	Fast RC Oscillator (FRC)		XX	1
S1	S1 Fast RC Oscillator with PLL (FRCPLL)		xx	1
S2	S2 Primary Oscillator (EC)		99	1
S2	Primary Oscillator (XT)	010	01	
S2	Primary Oscillator (HS)	010	10	
S3	Primary Oscillator with PLL (ECPLL)	011	99	1
S3	Primary Oscillator with PLL (XTPLL)	911	81	
S3	Primary Oscillator with PLL (HSPLL)	011	10	
S4	Secondary Oscillator (Sosc)	100	XX	1
S5	Low-Power RC Oscillator	101	XX	1
S6	Fast RC Oscillator with + 16 divider (FRCDIV16)	110	xx	1
S7	Fast RC Oscillator with + N divider (FRCDIVN)	111	XX	1, 2
Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.				

dsPIC33F

System clock signal generator

void init_micro(void)

// Configure Oscillator to operate the device at ?? Mhz // Fosc = Fin*M/(N1*N2), Fcy = Fosc/2 // Fosc =?? // Fcy =??

// Configure PLL prescaler, PLL postscaler and PLL divisor

PLLFBDbits.PLLDIV = xx; // M = PLLDIV + 2 = xx + 2 \rightarrow PLLDIV = M - 2 CLKDIVbits.PLLPOST = yy; // N2 = 2*(PLLPOST + 1) \rightarrow PLLPOST = (N2 / 2) - 1 CLKDIVbits.PLLPRE = zz; // N1 = PLLPRE + 2 \rightarrow PLLPRE = N1 - 2

// clock switching to incorporate PLL
_builtin_write_OSCCONH(0x03); // Initiate Clock Switch to Primary
_builtin_write_OSCCONL(0x01); // Start clock switching

while (OSCCONbits.COSC != 0b011); // Wait for Clock switch to occur while (OSCCONbits.LOCK != 1) $\frac{1}{0}$; // Wait for PLL to lock (If LOCK = 1 \Rightarrow PLL start-up timer is satisfied)



dsPIC33F

Timers






dsPIC33F

Timers

· It is possible to work with 32-bit timers from two 16-bit timers.

TYPE B timer (Isw)	TYPE C timer (msw)
Timer2	Timer3
Timer4	Timer5
Timer6	Timer7
Timer8	Timer9

- The 32-bit timers are configured using the type B timer registers (with the exception of the TSIDL bit).
- The 32-bit timers use the interrupt processing, priority, interrupt flag, and enable flag of the type C timer.



TIMERx tipo BTIMERy tipo C


dsPIC33F

Timers



dsPIC33F

USART




- It allows serial communication between two (or more) devices.
- · It can work with only three wires: transmission, reception and ground.

dsPIC33F

- Registers
 - · UxMODE. It allows to stablish mode of operation.
 - · UxSTAT. It allows to read the status of the device.
 - · UxRXREG. Receive register. Stores the last data received.
 - · UxTXREG. Transmite register. Allows to send data.
 - · UxBRG. Baud rate register. It is used to set the speed of communications.

dsPIC33F

USART. Transmitter block diagram



- ethe following steps when setting up a transmission:
 Initialize the UABIG register for the appropriate baud rate (see 17.3 "UART Baud Rate
 Generator").

 Set the number of data bits, number of Stop bits, and parity selection by writing to the
 PDSEL-10° DAMODE-221) and STSE (LAMODE-024) bits.

 If transmit interrupts are desired, set the UATXIE control bit in the corresponding interrupt
 Enable Control register (ECC).


 Specify the interrupt priority for the transmit interrupt using the UATXIE/PA2O control bits
 in the corresponding interrupt Priority
 Control register (ECC).
- Enable the UART module by setting the UARTEN (UxMODE<15>) bit.

 Enable the transmission by setting the UTXEN (UxSTA<10>) bit, which will UXTXIF bit.
 - UXTXIF bit.

 The UXTXIF bit should be cleared in the software routine that services the UART tr interrupt. The operation of the UXTXIF bit is controlled by the UTXISEL-1:0> controlled data into the UXTXIEG register (starts transmission).
 - If 9-bit transmission has been selected, load a word. If 8-bit transmission is used, load a byte. Data can be loaded into the buffer until the UTXBF status bit (UxSTA<9>) is set.

dsPIC33F

USART. Receiver block diagram



17.7.4 Setup for UART Reception

- Ise the following steps when setting up a reception:
 Initialize the UxBRG register for the appropriate baud rate (see 17.3 "UART Baud Generator").
- Generator*).

 Set the number of data bits, number of Stop bits, and parity selection by writing to the PDSEL<10- (UM/ODE<21>) and STSEL (UM/ODE<0-) bits.

 If interrupts are desired, set the UxRXIE bit in the corresponding Interrupt Enable Control (EG) register.
- (IEC) register. Specifyster.

 Specifyster.
- - Read data from the receive buffer.
- If 9-bit transmission has been selected, read a word; otherwise, read a byte. The URXDA status bit (UxSTA<0>) will be set whenever data is available in the buffer.
- Example 17-3 provides sample code that sets up the UART for recept

dsPIC33F

USART. Baud rate

$$Baud Rate = \frac{F_{CY}}{16 \times (UxBRG + 1)}.....(1)$$

$$UxBRG = \frac{F_{CY}}{16 \times Baud Rate} - 1.....(2)$$


Note: F_{CY} denotes the instruction cycle clock frequency (Fosc/2).


$$Baud Rate = \frac{F_{CY}}{4 \times (UxBRG + 1)} \dots (1)$$

$$UxBRG = \frac{F_{CY}}{4 \times Baud\,Rate} - 1 \quad(2)$$
Note: F_{CY} denotes the instruction cycle clock frequency.

dsPIC33F


- Allows continuous and automatic sampling and conversion of single or multiple channels (up to 1.1 Msps).
- The dsPIC33F family has devices with 32 analog channels.
- External pins are available to set reference voltages (this allows to increase the resolution of the measurement).
- · A 10-bit or 12-bit conversion is selectable.





dsPIC33F

- · In 10 bit mode:
 - · Four independent S&H circuits could be used (CH0 to CH3).
 - · Then multiple samples (simultaneous or sequential) and conversion are allowed in each ADC cycle.
- · In 12 bit mode only CH0 S&H is used (and no simultaneous samples are allowed).



dsPIC33F

- Sampling and conversion could be started manually.
- Sample and conversion could be started automatically.
- It is also possible continuous data conversion (free running).

ADxCON1

- SAMP: ADC Sample Enable bit

 1. ADC Sample-Hold amplifiers are sampling

 2. ADC Sample-Hold amplifiers are holding

 3. ADC Sample-Hold amplifiers are holding

 11 ASAM = 0, software can write 1' to begin sampling. Automatically set by

 11 SSRC = 0.00, software can write 1' to begin sampling and start conversion

 automatically cleared by hardware to end sampling and start conversion

dsPIC33F

CAD



- following steps should be followed for performing an A/D conversion:
 Select 100-bit or 12-bit mode (ADxCON1<10-)
 Select voltage reference source to match expected range on anal (ADxCON2<15:135-) (ADxCON2<15:13-)
 Select the analog conversion clock to match desired data rate with processor clock (ADxCON3-73-b)
 Select port pins as analog inputs (ADxPCFGH<15-0- and ADxPCFGL<15-05-)
 Determine how inputs will be allocated to Sample-Hold channels (ADxCHS0-15-05- and ADxCHS123-15-05-)
 Potermine how inputs will be allocated to Sample-Hold channels (ADxCHS0-15-05- and ADxCHS123-15-05-)

- AUXCHS123<15.0-)
 Determine how many SampleHold channels will be used (ADXCON2-9.8-, ADX-PCFGL<15.0-)
 Determine how sampling will occur (ADxCON1</->
 ADxCSSH<15.0-) and ADxC-SSL<15.0-)
 Determine how sampling will occur (ADxCON1</->
 ADxCSSH<15.0-) and ADxC-SSL<15.0-)
- Select Manual or Auto Sampling

- 8. Select Manual or Auto Sampling
 9. Select conversion trigogra and sampling time.
 10. Select how conversion results are stored in the buffer (ADxCON1-9:8-)
 11. Select interrupt rate or DMA buffer pointer increment rate (ADxCON2-9:5-)
 12. Select the number of samples in DMA buffer for each ADC module input (ADxCON4-2:0-)
 13. Select the data format
 14. Configure ADC interrupt (if required)

 Clear ADxIF bit
 Select interrupt priority (ADxIP-2:0)
 Sel ADxIE bit
 15. Configure DMA channel (if needed)
 16. Turn on ADC module (ADxCON1<15-)

Thank you