

Final Step

Group: Group 2

Members: Robert Tyler Jones, Javon Portis, Daniel Arreguin

July 2024

1 Introduction

The following is an extension of the previous steps. In this phase of the project, the previously defined functions will be integrated as modules and controlled by a control circuit. Operations will be tested with different bit sizes, and waveforms will be generated to verify the correctness of the logic operations.

2 Verilog

This Verilog code defines a parameterized Arithmetic Logic Unit (ALU) capable of performing various arithmetic and logical operations, including AND, NAND, OR, NOR, XOR, XNOR, NOT, shifting, addition, subtraction, multiplication, and division. The ALU supports multiple bit-widths (4-bit, 8-bit, 16-bit, and 32-bit) through parameterization, allowing flexibility in its application. It includes a testbench to verify functionality, which cycles through different operations and bit-widths, displaying results for each operation. The code integrates these components into a single file for streamlined simulation and testing.

2.1 Binary Logic Operation Modules

The following defines Logic operations, such as AND, NAND, OR, NOR, XOR and NOT.

```
1 // Parameterized AND
2 module and_param #(parameter WIDTH = 4) (
3     input [WIDTH-1:0] a,
4     input [WIDTH-1:0] b,
5     output [WIDTH-1:0] y
6 );
7     assign y = a & b;
8 endmodule
9
10 // Parameterized NAND
11 module nand_param #(parameter WIDTH = 4) (
12     input [WIDTH-1:0] a,
13     input [WIDTH-1:0] b,
14     output [WIDTH-1:0] y
15 );
16     assign y = ~(a & b);
17 endmodule
18
19 // Parameterized OR
20 module or_param #(parameter WIDTH = 4) (
21     input [WIDTH-1:0] a,
22     input [WIDTH-1:0] b,
23     output [WIDTH-1:0] y
24 );
25     assign y = a | b;
26 endmodule
27
28 // Parameterized NOR
29 module nor_param #(parameter WIDTH = 4) (
30     input [WIDTH-1:0] a,
31     input [WIDTH-1:0] b,
32     output [WIDTH-1:0] y
33 );
34     assign y = ~(a | b);
35 endmodule
36
37 // Parameterized XOR
38 module xor_param #(parameter WIDTH = 4) (
39     input [WIDTH-1:0] a,
40     input [WIDTH-1:0] b,
41     output [WIDTH-1:0] y
42 );
43     assign y = a ^ b;
44 endmodule
45
46 // Parameterized XNOR
47 module xnor_param #(parameter WIDTH = 4) (
48     input [WIDTH-1:0] a,
49     input [WIDTH-1:0] b,
50     output [WIDTH-1:0] y
51 );
52     assign y = ~(a ^ b);
53 endmodule
```

```

54
55 // Parameterized NOT
56 module not_param #(parameter WIDTH = 4) (
57     input [WIDTH-1:0] a,
58     output [WIDTH-1:0] y
59 );
60     assign y = ~a;
61 endmodule

```

Listing 1: Binary Logic Operations Module

2.2 Shifter

The parameterized shifter takes an input "a" and shifts it based on the shift value. If shift is 00, a stays the same. If 01, it shifts left with a zero at the end. If 10, it shifts right with a zero at the start. Any other shift value results in all zeros.

```

1 // Parameterized Shifter
2 module shifter_param #(parameter WIDTH = 4) (
3     input [WIDTH-1:0] a,
4     input [1:0] shift,
5     output [WIDTH-1:0] y
6 );
7     assign y = (shift == 2'b00) ? a :
8                 (shift == 2'b01) ? {a[WIDTH-2:0], 1'b0} :
9                 (shift == 2'b10) ? {1'b0, a[WIDTH-1:1]} :
10                                     {WIDTH{1'b0}}; // Undefined shift
11 , outputs 0
12 endmodule

```

Listing 2: Shifter

2.3 Arithmetic Integer Operations Modules

The following code defines arithmetic operations, such as add, subtraction, multiplication, and division.

```

1 // Parameterized Addition
2 module add_param #(parameter WIDTH = 4) (
3     input [WIDTH-1:0] a,
4     input [WIDTH-1:0] b,
5     input cin,
6     output [WIDTH-1:0] sum,
7     output cout
8 );
9     assign {cout, sum} = a + b + cin;
10 endmodule
11
12 // Parameterized Subtraction
13 module sub_param #(parameter WIDTH = 4) (
14     input [WIDTH-1:0] a,
15     input [WIDTH-1:0] b,
16     input cin,

```

```

17     output [WIDTH-1:0] diff,
18     output cout
19 );
20     assign {cout, diff} = a - b - cin;
21 endmodule
22
23 // Parameterized Multiplication
24 module mul_param #(parameter WIDTH = 4) (
25     input [WIDTH-1:0] a,
26     input [WIDTH-1:0] b,
27     output [(2*WIDTH)-1:0] product
28 );
29     assign product = a * b;
30 endmodule
31
32 // Parameterized Division
33 module div_param #(parameter WIDTH = 4) (
34     input [WIDTH-1:0] a,
35     input [WIDTH-1:0] b,
36     output [WIDTH-1:0] quotient,
37     output [WIDTH-1:0] remainder
38 );
39     assign quotient = a / b;
40     assign remainder = a % b;
41 endmodule

```

Listing 3: Arithmetic Integer Operations Modules

2.4 ALU (Arithmetic Logic Unit) and Control Unit

This Verilog module implements a parameterized Arithmetic Logic Unit (ALU) capable of performing various operations based on a control signal. It integrates multiple operation modules (e.g., AND, OR, addition) and uses a control signal to select and execute the desired operation, producing outputs such as results, carry-out, product, or remainder. The module supports different bit-widths and generates the appropriate outputs for each operation type, including logical functions, arithmetic operations, shifting, and division.

```

1 // Top-level ALU module
2 module alu #(parameter WIDTH = 4) (
3     input [WIDTH-1:0] a,
4     input [WIDTH-1:0] b,
5     input cin,
6     input [1:0] shift,
7     input [3:0] control, // Control signal to select operation
8     output reg [WIDTH-1:0] result,
9     output reg cout,
10    output reg [WIDTH-1:0] remainder, // Only for division
11    output reg [(2*WIDTH)-1:0] product // Only for multiplication
12 );
13    // Intermediate signals
14    wire [WIDTH-1:0] y_and, y_nand, y_or, y_nor, y_xor, y_xnor,
15    y_not, y_shift, sum, diff, quotient, temp_remainder;
16    wire cout_add, cout_sub;
17    wire [(2*WIDTH)-1:0] temp_product;

```

```

17 // Instantiate all operation modules
18 and_param #(WIDTH) u_and (.a(a), .b(b), .y(y_and));
19 nand_param #(WIDTH) u_nand (.a(a), .b(b), .y(y_nand));
20 or_param #(WIDTH) u_or (.a(a), .b(b), .y(y_or));
21 nor_param #(WIDTH) u_nor (.a(a), .b(b), .y(y_nor));
22 xor_param #(WIDTH) u_xor (.a(a), .b(b), .y(y_xor));
23 xnor_param #(WIDTH) u_xnor (.a(a), .b(b), .y(y_xnor));
24 not_param #(WIDTH) u_not (.a(a), .y(y_not));
25 shifter_param #(WIDTH) u_shifter (.a(a), .shift(shift), .y(
26 y_shift));
27 add_param #(WIDTH) u_add (.a(a), .b(b), .cin(cin), .sum(sum), .
28 cout(cout_add));
29 sub_param #(WIDTH) u_sub (.a(a), .b(b), .cin(cin), .diff(diff),
30 .cout(cout_sub));
31 mul_param #(WIDTH) u_mul (.a(a), .b(b), .product(temp_product))
32 ;
33 div_param #(WIDTH) u_div (.a(a), .b(b), .quotient(quotient), .
34 remainder(temp_remainder));
35
36 // Control circuit to select the operation
37 always @(*) begin
38     case (control)
39         4'b0000: begin result = y_and; cout = 0; end //
40         AND
41         4'b0001: begin result = y_nand; cout = 0; end //
42         NAND
43         4'b0010: begin result = y_or; cout = 0; end // OR
44         4'b0011: begin result = y_nor; cout = 0; end //
45         NOR
46         4'b0100: begin result = y_xor; cout = 0; end //
47         XOR
48         4'b0101: begin result = y_xnor; cout = 0; end //
49         XNOR
50         4'b0110: begin result = y_not; cout = 0; end //
51         NOT
52         4'b0111: begin result = y_shift; cout = 0; end //
53         Shifter
54         4'b1000: begin result = sum; cout = cout_add; end //
55         Addition
56         4'b1001: begin result = diff; cout = cout_sub; end //
57         Subtraction
58         4'b1010: begin product = temp_product; cout = 0; end
59         // Multiplication
60         4'b1011: begin result = quotient; cout = 0; remainder =
61         temp_remainder; end // Division
62         default: begin result = {WIDTH{1'b0}}; cout = 0; end
63     endcase
64 end
65 endmodule

```

Listing 4: ALU (Arithmetic Logic Unit)

2.5 Test Bench

This testbench module defines and tests a range of bit-widths (4, 8, 16, 32) for various logical, arithmetic, and shift operations. It uses registers to set inputs and wires to capture the outputs of these operations. For each bit-width, different logical operations (AND, OR, XOR, etc.), arithmetic operations (addition, subtraction, multiplication, division), and shift operations are instantiated and tested. The initial block sets up test cases for each bit-width, displays the inputs and results, and saves the waveform data to a file.

```
1 // Testbench
2 module testbench;
3     // Inputs
4     reg [31:0] a, b;
5     reg cin;
6     reg [1:0] shift;
7     reg [3:0] control;
8
9     // Outputs
10    wire [31:0] result;
11    wire cout;
12    wire [31:0] remainder;
13    wire [63:0] product;
14
15    // Instantiate the Unit Under Test (UUT)
16    alu #(32) uut (
17        .a(a),
18        .b(b),
19        .cin(cin),
20        .shift(shift),
21        .control(control),
22        .result(result),
23        .cout(cout),
24        .remainder(remainder),
25        .product(product)
26    );
27
28    initial begin
29        // Initialize Inputs
30        $dumpfile("finalStep.vcd");
31        $dumpvars(0, testbench);
32
33        // Test 4-bit ALU
34        a = 4'b0001; b = 4'b0010; cin = 1'b0; shift = 2'b00;
35
36        // Test each operation
37        control = 4'b0000; // AND
38        #10; $display("4-bit Test - AND: a = %b, b = %b, result = %b", a, b, result);
39
40        control = 4'b0001; // NAND
41        #10; $display("4-bit Test - NAND: a = %b, b = %b, result = %b", a, b, result);
42
43        control = 4'b0010; // OR
44        #10; $display("4-bit Test - OR: a = %b, b = %b, result = %b", a, b, result);
```

```

45     ", a, b, result);
46     control = 4'b0011; // NOR
47     #10; $display("4-bit Test - NOR: a = %b, b = %b, result = %
b", a, b, result);
48
49     control = 4'b0100; // XOR
50     #10; $display("4-bit Test - XOR: a = %b, b = %b, result = %
b", a, b, result);
51
52     control = 4'b0101; // XNOR
53     #10; $display("4-bit Test - XNOR: a = %b, b = %b, result =
%b", a, b, result);
54
55     control = 4'b0110; // NOT
56     #10; $display("4-bit Test - NOT: a = %b, result = %b", a,
result);
57
58     shift = 2'b01; control = 4'b0111; // Shifter
59     #10; $display("4-bit Test - Shifter: a = %b, shift = %b,
result = %b", a, shift, result);
60
61     cin = 1'b1; control = 4'b1000; // Addition
62     #10; $display("4-bit Test - Addition: a = %b, b = %b, cin =
%b, result = %b, cout = %b", a, b, cin, result, cout);
63
64     control = 4'b1001; // Subtraction
65     #10; $display("4-bit Test - Subtraction: a = %b, b = %b,
cin = %b, result = %b, cout = %b", a, b, cin, result, cout);
66
67     control = 4'b1010; // Multiplication
68     #10; $display("4-bit Test - Multiplication: a = %b, b = %b,
product = %b", a, b, product);
69
70     control = 4'b1011; // Division
71     #10; $display("4-bit Test - Division: a = %b, b = %b,
quotient = %b, remainder = %b", a, b, result, remainder);
72
73     // Test 8-bit ALU
74     a = 8'h01; b = 8'h02; control = 4'b0000; // AND
75     #10; $display("8-bit Test - AND: a = %b, b = %b, result = %
b", a, b, result);
76
77     control = 4'b0001; // NAND
78     #10; $display("8-bit Test - NAND: a = %b, b = %b, result =
%b", a, b, result);
79
80     control = 4'b0010; // OR
81     #10; $display("8-bit Test - OR: a = %b, b = %b, result = %b
", a, b, result);
82
83     control = 4'b0011; // NOR
84     #10; $display("8-bit Test - NOR: a = %b, b = %b, result = %
b", a, b, result);
85
86     control = 4'b0100; // XOR
87     #10; $display("8-bit Test - XOR: a = %b, b = %b, result = %

```

```

b", a, b, result);
88
89     control = 4'b0101; // XNOR
90     #10; $display("8-bit Test - XNOR: a = %b, b = %b, result =
    %b", a, b, result);
91
92     control = 4'b0110; // NOT
93     #10; $display("8-bit Test - NOT: a = %b, result = %b", a,
    result);
94
95     shift = 2'b01; control = 4'b0111; // Shifter
96     #10; $display("8-bit Test - Shifter: a = %b, shift = %b,
    result = %b", a, shift, result);
97
98     cin = 1'b1; control = 4'b1000; // Addition
99     #10; $display("8-bit Test - Addition: a = %b, b = %b, cin =
    %b, result = %b, cout = %b", a, b, cin, result, cout);
100
101     control = 4'b1001; // Subtraction
102     #10; $display("8-bit Test - Subtraction: a = %b, b = %b,
    cin = %b, result = %b, cout = %b", a, b, cin, result, cout);
103
104     control = 4'b1010; // Multiplication
105     #10; $display("8-bit Test - Multiplication: a = %b, b = %b,
    product = %b", a, b, product);
106
107     control = 4'b1011; // Division
108     #10; $display("8-bit Test - Division: a = %b, b = %b,
    quotient = %b, remainder = %b", a, b, result, remainder);
109
110     // Test 16-bit ALU
111     a = 16'h0001; b = 16'h0002; control = 4'b0000; // AND
112     #10; $display("16-bit Test - AND: a = %b, b = %b, result =
    %b", a, b, result);
113
114     control = 4'b0001; // NAND
115     #10; $display("16-bit Test - NAND: a = %b, b = %b, result =
    %b", a, b, result);
116
117     control = 4'b0010; // OR
118     #10; $display("16-bit Test - OR: a = %b, b = %b, result = %
    b", a, b, result);
119
120     control = 4'b0011; // NOR
121     #10; $display("16-bit Test - NOR: a = %b, b = %b, result =
    %b", a, b, result);
122
123     control = 4'b0100; // XOR
124     #10; $display("16-bit Test - XOR: a = %b, b = %b, result =
    %b", a, b, result);
125
126     control = 4'b0101; // XNOR
127     #10; $display("16-bit Test - XNOR: a = %b, b = %b, result =
    %b", a, b, result);
128
129     control = 4'b0110; // NOT
130     #10; $display("16-bit Test - NOT: a = %b, result = %b", a,

```



```

131 result);
132     shift = 2'b01; control = 4'b0111; // Shifter
133     #10; $display("16-bit Test - Shifter: a = %b, shift = %b,
134 result = %b", a, shift, result);
135
136     cin = 1'b1; control = 4'b1000; // Addition
137     #10; $display("16-bit Test - Addition: a = %b, b = %b, cin
138 = %b, result = %b, cout = %b", a, b, cin, result, cout);
139
140     control = 4'b1001; // Subtraction
141     #10; $display("16-bit Test - Subtraction: a = %b, b = %b,
142 cin = %b, result = %b, cout = %b", a, b, cin, result, cout);
143
144     control = 4'b1010; // Multiplication
145     #10; $display("16-bit Test - Multiplication: a = %b, b = %b
146 , product = %b", a, b, product);
147
148     control = 4'b1011; // Division
149     #10; $display("16-bit Test - Division: a = %b, b = %b,
150 quotient = %b, remainder = %b", a, b, result, remainder);
151
152     // Test 32-bit ALU
153     a = 32'h00000001; b = 32'h00000002; control = 4'b0000; //
154 AND
155     #10; $display("32-bit Test - AND: a = %b, b = %b, result =
156 %b", a, b, result);
157
158     control = 4'b0001; // NAND
159     #10; $display("32-bit Test - NAND: a = %b, b = %b, result =
160 %b", a, b, result);
161
162     control = 4'b0010; // OR
163     #10; $display("32-bit Test - OR: a = %b, b = %b, result = %
164 b", a, b, result);
165
166     control = 4'b0011; // NOR
167     #10; $display("32-bit Test - NOR: a = %b, b = %b, result =
168 %b", a, b, result);
169
170     control = 4'b0100; // XOR
171     #10; $display("32-bit Test - XOR: a = %b, b = %b, result =
172 %b", a, b, result);
173
174     control = 4'b0101; // XNOR
175     #10; $display("32-bit Test - XNOR: a = %b, b = %b, result =
176 %b", a, b, result);
177
178     control = 4'b0110; // NOT
179     #10; $display("32-bit Test - NOT: a = %b, result = %b", a,
180 result);
181
182     shift = 2'b01; control = 4'b0111; // Shifter
183     #10; $display("32-bit Test - Shifter: a = %b, shift = %b,
184 result = %b", a, shift, result);
185
186     cin = 1'b1; control = 4'b1000; // Addition

```

```

173     #10; $display("32-bit Test - Addition: a = %b, b = %b, cin
      = %b, result = %b, cout = %b", a, b, cin, result, cout);
174
175     control = 4'b1001; // Subtraction
176     #10; $display("32-bit Test - Subtraction: a = %b, b = %b,
      cin = %b, result = %b, cout = %b", a, b, cin, result, cout);
177
178     control = 4'b1010; // Multiplication
179     #10; $display("32-bit Test - Multiplication: a = %b, b = %b
      , product = %b", a, b, product);
180
181     control = 4'b1011; // Division
182     #10; $display("32-bit Test - Division: a = %b, b = %b,
      quotient = %b, remainder = %b", a, b, result, remainder);
183
184     $finish;
185 end
186 endmodule

```

Listing 5: Test Bench

3 Waveform Test

3.1 Wavefor

The following waveform visualizations that show the behavior and timing of inputs and outputs for the ALU module during simulation. It allows users to observe signal transitions and verify that the ALU performs operations correctly based on the control signals.



3.2 Results

3.2.1 4-bit Results

```
4-bit Test - AND: a = 00000000000000000000000001, b = 0000000000000000
0000000000000000010, result = 00000000000000000000000000000000
4-bit Test - NAND: a = 0000000000000000000000000001, b = 00000000000000
0000000000000000010, result = 11111111111111111111111111111111
4-bit Test - OR: a = 0000000000000000000000000001, b = 0000000000000000
0000000000000000010, result = 00000000000000000000000000000011
4-bit Test - NOR: a = 0000000000000000000000000001, b = 0000000000000000
0000000000000000010, result = 11111111111111111111111111111100
4-bit Test - XOR: a = 0000000000000000000000000001, b = 0000000000000000
0000000000000000010, result = 00000000000000000000000000000011
4-bit Test - XNOR: a = 0000000000000000000000000001, b = 00000000000000
0000000000000000010, result = 11111111111111111111111111111100
4-bit Test - NOT: a = 0000000000000000000000000001, result = 1111111111
1111111111111111111111110
4-bit Test - Shifter: a = 0000000000000000000000000001, shift = 01, res
ult = 0000000000000000000000000000010
4-bit Test - Addition: a = 0000000000000000000000000001, b = 0000000000
000000000000000000010, cin = 1, result = 000000000000000000000000000100,
cout = 0
4-bit Test - Subtraction: a = 0000000000000000000000000001, b = 00000000
00000000000000000000010, cin = 1, result = 1111111111111111111111111111
10, cout = 1
4-bit Test - Multiplication: a = 0000000000000000000000000001, b = 0000
000000000000000000000000010, product = 00000000000000000000000000000000
000000000000000000000000010
4-bit Test - Division: a = 0000000000000000000000000001, b = 0000000000
0000000000000000000000010, quotient = 00000000000000000000000000000000, remain
der = 000000000000000000000000000001
```

3.3 Extra Credit Results

3.3.1 8-bit Results

```
1 // Test 8-bit ALU
2 a = 8'h01; b = 8'h02; control = 4'b0000; // AND
```

Listing 6: 8-bit input

```

8-bit Test - AND: a = 0000000000000000000000000001, b = 00000000000000
0000000000000010, result = 0000000000000000000000000000
8-bit Test - NAND: a = 0000000000000000000000000001, b = 00000000000000
0000000000000010, result = 1111111111111111111111111111
8-bit Test - OR: a = 0000000000000000000000000001, b = 0000000000000000
0000000000000010, result = 0000000000000000000000000011
8-bit Test - NOR: a = 0000000000000000000000000001, b = 0000000000000000
0000000000000010, result = 1111111111111111111111111100
8-bit Test - XOR: a = 0000000000000000000000000001, b = 0000000000000000
0000000000000010, result = 0000000000000000000000000011
8-bit Test - XNOR: a = 0000000000000000000000000001, b = 0000000000000000
0000000000000010, result = 1111111111111111111111111100
8-bit Test - NOT: a = 0000000000000000000000000001, result = 1111111111
11111111111111111110
8-bit Test - Shifter: a = 0000000000000000000000000001, shift = 01, res
ult = 000000000000000000000000000010
8-bit Test - Addition: a = 0000000000000000000000000001, b = 0000000000
000000000000000010, cin = 1, result = 0000000000000000000000000100,
cout = 0
8-bit Test - Subtraction: a = 0000000000000000000000000001, b = 00000000
0000000000000000000010, cin = 1, result = 1111111111111111111111111111
10, cout = 1
8-bit Test - Multiplication: a = 0000000000000000000000000001, b = 0000
00000000000000000000000010, product = 0000000000000000000000000000
00000000000000000000000010
8-bit Test - Division: a = 0000000000000000000000000001, b = 0000000000
0000000000000000000010, quotient = 0000000000000000000000000000, remain
der = 0000000000000000000000000001

```

3.3.2 16-bit Results

```

1 // Test 16-bit ALU
2 a = 16'h0001; b = 16'h0002; control = 4'b0000; // AND

```

Listing 7: 16-bit input

```

16-bit Test - AND: a = 0000000000000000000000000001, b = 00000000000000
00000000000000010, result = 0000000000000000000000000000
16-bit Test - NAND: a = 0000000000000000000000000001, b = 00000000000000
00000000000000010, result = 1111111111111111111111111111
16-bit Test - OR: a = 0000000000000000000000000001, b = 0000000000000000
00000000000000010, result = 0000000000000000000000000011
16-bit Test - NOR: a = 0000000000000000000000000001, b = 0000000000000000
00000000000000010, result = 1111111111111111111111111110
16-bit Test - XOR: a = 0000000000000000000000000001, b = 0000000000000000
00000000000000010, result = 00000000000000000000000000011
16-bit Test - XNOR: a = 0000000000000000000000000001, b = 0000000000000000
00000000000000010, result = 1111111111111111111111111110
16-bit Test - NOT: a = 0000000000000000000000000001, result = 11111111
11111111111111111110
16-bit Test - Shifter: a = 0000000000000000000000000001, shift = 01, re
sult = 00000000000000000000000000010
16-bit Test - Addition: a = 0000000000000000000000000001, b = 000000000
000000000000000000010, cin = 1, result = 0000000000000000000000000100
, cout = 0
16-bit Test - Subtraction: a = 0000000000000000000000000001, b = 000000
000000000000000000010, cin = 1, result = 111111111111111111111111111
110, cout = 1
16-bit Test - Multiplication: a = 0000000000000000000000000001, b = 000
0000000000000000000000010, product = 00000000000000000000000000000
0000000000000000000000010
16-bit Test - Division: a = 0000000000000000000000000001, b = 000000000
000000000000000000010, quotient = 0000000000000000000000000000, remai
nder = 0000000000000000000000000001

```

3.3.3 32-bit Results

```

1 // Test 32-bit ALU
2 a = 32'h00000001; b = 32'h00000002; control = 4'b0000; //
AND

```

Listing 8: 32-bit input

```

32-bit Test - AND: a = 00000000000000000000000000000001, b = 00000000000000
00000000000000010, result = 00000000000000000000000000000000
32-bit Test - NAND: a = 00000000000000000000000000000001, b = 00000000000000
00000000000000010, result = 11111111111111111111111111111111
32-bit Test - OR: a = 00000000000000000000000000000001, b = 0000000000000000
00000000000000010, result = 00000000000000000000000000000011
32-bit Test - NOR: a = 00000000000000000000000000000001, b = 0000000000000000
00000000000000010, result = 11111111111111111111111111111100
32-bit Test - XOR: a = 00000000000000000000000000000001, b = 0000000000000000
00000000000000010, result = 00000000000000000000000000000011
32-bit Test - XNOR: a = 00000000000000000000000000000001, b = 00000000000000
00000000000000010, result = 11111111111111111111111111111100
32-bit Test - NOT: a = 00000000000000000000000000000001, result = 1111111111
1111111111111111111111111111110
32-bit Test - Shifter: a = 00000000000000000000000000000001, shift = 01, re
sult = 000000000000000000000000000000010
32-bit Test - Addition: a = 00000000000000000000000000000001, b = 0000000000
000000000000000000010, cin = 1, result = 000000000000000000000000000000100
, cout = 0
32-bit Test - Subtraction: a = 00000000000000000000000000000001, b = 00000000
00000000000000000000010, cin = 1, result = 11111111111111111111111111111111
110, cout = 1
32-bit Test - Multiplication: a = 00000000000000000000000000000001, b = 000
000000000000000000000000010, product = 000000000000000000000000000000000
000000000000000000000000010
32-bit Test - Division: a = 00000000000000000000000000000001, b = 0000000000
00000000000000000000010, quotient = 00000000000000000000000000000000, remai
nder = 00000000000000000000000000000001
000000000000000000000000000000010
32-bit Test - Division: a = 00000000000000000000000000000001, b = 0000000000
00000000000000000000010, quotient = 00000000000000000000000000000000, remai
000000000000000000000000000000010

```

4 Conclusion

The implementation of the parameterized ALU module successfully integrates a range of arithmetic and logical operations, with flexibility for various bit-widths. The generated waveforms from the simulation in GTKWave confirm that the ALU operates correctly across different functions and input conditions. Observations of signal transitions and output results demonstrate that the ALU responds accurately to control inputs, performing operations such as addition, subtraction, and multiplication. Overall, the module's functionality is validated, showcasing its capability to handle diverse computational tasks effectively.