# Final Step

Group: Group 2

Members: Robert Tyler Jones, Javon Portis, Daniel Arreguin

July 2024

## 1 Introduction

The following is an extension of the previous steps. In this phase of the project, the previously defined functions will be integrated as modules and controlled by a control circuit. Operations will be tested with different bit sizes, and waveforms will be generated to verify the correctness of the logic operations.

# 2 Verilog

This Verilog code defines a parameterized Arithmetic Logic Unit (ALU) capable of performing various arithmetic and logical operations, including AND, NAND, OR, NOR, XOR, XNOR, NOT, shifting, addition, subtraction, multiplication, and division. The ALU supports multiple bit-widths (4-bit, 8-bit, 16-bit, and 32-bit) through parameterization, allowing flexibility in its application. It includes a testbench to verify functionality, which cycles through different operations and bit-widths, displaying results for each operation. The code integrates these components into a single file for streamlined simulation and testing.

## 2.1 Binary Logic Operation Modules

The following defines Logic operations, such as AND, NAND, OR, NOR, XOR and NOT.

```
// Parameterized AND
  module and_param #(parameter WIDTH = 4) (
       input [WIDTH-1:0] a,
       input [WIDTH-1:0] b,
       output [WIDTH-1:0] y
  );
       assign y = a & b;
   endmodule
  // Parameterized NAND
  module nand_param #(parameter WIDTH = 4) (
      input [WIDTH-1:0] a,
12
       input [WIDTH-1:0] b,
       output [WIDTH-1:0] y
14
15);
       assign y = (a \& b);
  \verb"endmodule"
17
18
  // Parameterized OR
19
  module or_param #(parameter WIDTH = 4) (
      input [WIDTH-1:0] a,
21
22
       input [WIDTH-1:0] b,
       output [WIDTH-1:0] y
23
24
       assign y = a | b;
25
  endmodule
26
27
28 // Parameterized NOR
  module nor_param #(parameter WIDTH = 4) (
29
      input [WIDTH-1:0] a,
30
       input [WIDTH-1:0] b,
31
32
       output [WIDTH-1:0] y
  );
33
       assign y = (a | b);
34
  endmodule
35
36
37 // Parameterized XOR
  module xor_param #(parameter WIDTH = 4) (
38
       input [WIDTH-1:0] a,
39
       input [WIDTH-1:0] b,
40
       output [WIDTH-1:0] y
41
42
       assign y = a ^ b;
43
44
  endmodule
45
46 // Parameterized XNOR
  module xnor_param #(parameter WIDTH = 4) (
47
       input [WIDTH-1:0] a,
48
       input [WIDTH-1:0] b,
49
       output [WIDTH-1:0] y
50
51 );
       assign y = (a \cdot b);
52
  endmodule
```

```
// Parameterized NOT

module not_param #(parameter WIDTH = 4) (
    input [WIDTH-1:0] a,
    output [WIDTH-1:0] y

);

assign y = ~a;
endmodule
```

Listing 1: Binary Logic Operations Module

#### 2.2 Shifter

The parameterized shifter takes an input "a" and shifts it based on the shift value. If shift is 00, a stays the same. If 01, it shifts left with a zero at the end. If 10, it shifts right with a zero at the start. Any other shift value results in all zeros

Listing 2: Shifter

### 2.3 Arithmetic Integer Operations Modules

The following code defines arithmetic operations, such as add, subtraction, multiplication, and division.

```
// Parameterized Addition
  module add_param #(parameter WIDTH = 4) (
      input [WIDTH-1:0] a,
      input [WIDTH-1:0] b,
      input cin,
      output [WIDTH-1:0] sum,
      output cout
  );
      assign {cout, sum} = a + b + cin;
  endmodule
11
  // Parameterized Subtraction
  module sub_param #(parameter WIDTH = 4) (
      input [WIDTH-1:0] a,
14
      input [WIDTH-1:0] b,
      input cin,
```

```
output [WIDTH-1:0] diff,
       output cout
18
19
       assign {cout, diff} = a - b - cin;
20
  endmodule
21
22
  // Parameterized Multiplication
23
  module mul_param #(parameter WIDTH = 4) (
24
       input [WIDTH-1:0] a,
25
       input [WIDTH-1:0] b,
26
       output [(2*WIDTH)-1:0] product
27
28
      assign product = a * b;
29
  endmodule
30
  // Parameterized Division
32
  module div_param #(parameter WIDTH = 4) (
33
       input [WIDTH-1:0] a,
34
35
       input [WIDTH-1:0] b,
      output [WIDTH-1:0] quotient,
36
       output [WIDTH-1:0] remainder
37
  );
38
       assign quotient = a / b;
39
       assign remainder = a % b;
  endmodule
```

Listing 3: Arithmetic Integer Operations Modules

### 2.4 ALU (Arithmetic Logic Unit) and Control Unit

This Verilog module implements a parameterized Arithmetic Logic Unit (ALU) capable of performing various operations based on a control signal. It integrates multiple operation modules (e.g., AND, OR, addition) and uses a control signal to select and execute the desired operation, producing outputs such as results, carry-out, product, or remainder. The module supports different bit-widths and generates the appropriate outputs for each operation type, including logical functions, arithmetic operations, shifting, and division.

```
// Top-level ALU module
  module alu #(parameter WIDTH = 4) (
      input [WIDTH-1:0] a,
      input [WIDTH-1:0] b,
      input cin,
      input [1:0] shift,
      input [3:0] control, // Control signal to select operation
      output reg [WIDTH-1:0] result,
      output reg cout,
      output reg [WIDTH-1:0] remainder, // Only for division
      output reg [(2*WIDTH)-1:0] product // Only for multiplication
  );
12
      // Intermediate signals
      wire [WIDTH-1:0] y_and, y_nand, y_or, y_nor, y_xor, y_xnor,
14
      y_not, y_shift, sum, diff, quotient, temp_remainder;
      wire cout_add, cout_sub;
      wire [(2*WIDTH)-1:0] temp_product;
```

```
17
       // Instantiate all operation modules
18
      and_param #(WIDTH) u_and (.a(a), .b(b), .y(y_and));
19
      nand_param #(WIDTH) u_nand (.a(a), .b(b), .y(y_nand));
20
       or_param #(WIDTH) u_or (.a(a), .b(b), .y(y_or));
21
      nor_param #(WIDTH) u_nor (.a(a), .b(b), .y(y_nor));
22
      xor_param #(WIDTH) u_xor (.a(a), .b(b), .y(y_xor));
xnor_param #(WIDTH) u_xnor (.a(a), .b(b), .y(y_xnor));
23
24
       not_param #(WIDTH) u_not (.a(a), .y(y_not));
25
26
       shifter_param #(WIDTH) u_shifter (.a(a), .shift(shift), .y(
       y_shift));
       add_param #(WIDTH) u_add (.a(a), .b(b), .cin(cin), .sum(sum), .
      cout(cout_add));
       sub_param #(WIDTH) u_sub (.a(a), .b(b), .cin(cin), .diff(diff),
       .cout(cout_sub));
       mul_param #(WIDTH) u_mul (.a(a), .b(b), .product(temp_product))
29
       div_param #(WIDTH) u_div (.a(a), .b(b), .quotient(quotient), .
30
      remainder(temp_remainder));
       // Control circuit to select the operation
32
       always @(*) begin
           case (control)
34
35
               4'b0000: begin result = y_and; cout = 0; end
                                                                     11
      {\tt AND}
               4'b0001: begin result = y_nand; cout = 0; end
      NAND
               4'b0010: begin result = y_or; cout = 0; end
                                                                     // OR
37
               4'b0011: begin result = y_nor; cout = 0; end
38
                                                                     //
      NOR
               4'b0100: begin result = y_xor; cout = 0; end
                                                                     //
      XOR
               4'b0101: begin result = y_xnor; cout = 0; end
40
      X NOR.
               4'b0110: begin result = y_not; cout = 0; end
41
      NOT
               4'b0111: begin result = y_shift; cout = 0; end
42
      Shifter
               4'b1000: begin result = sum; cout = cout_add; end //
43
       Addition
               4'b1001: begin result = diff; cout = cout_sub; end //
       Subtraction
               4'b1010: begin product = temp_product; cout = 0; end
       // Multiplication
               4'b1011: begin result = quotient; cout = 0; remainder =
46
        temp_remainder; end // Division
               default: begin result = {WIDTH{1'b0}}; cout = 0; end
47
48
       end
49
  endmodule
```

Listing 4: ALU (Arithmetic Logic Unit)

### 2.5 Test Bench

This testbench module defines and tests a range of bit-widths (4, 8, 16, 32) for various logical, arithmetic, and shift operations. It uses registers to set inputs and wires to capture the outputs of these operations. For each bit-width, different logical operations (AND, OR, XOR, etc.), arithmetic operations (addition, subtraction, multiplication, division), and shift operations are instantiated and tested. The initial block sets up test cases for each bit-width, displays the inputs and results, and saves the waveform data to a file.

```
// Testbench
  module testbench;
      // Inputs
      reg [31:0] a, b;
      reg cin;
      reg [1:0] shift;
      reg [3:0] control;
      // Outputs
      wire [31:0] result;
      wire cout;
      wire [31:0] remainder;
      wire [63:0] product;
13
14
      // Instantiate the Unit Under Test (UUT)
      alu #(32) uut (
16
           .a(a),
17
           .b(b),
          .cin(cin),
19
           .shift(shift),
20
           .control(control),
21
           .result(result),
23
           .cout(cout),
           .remainder (remainder),
           .product(product)
25
      );
26
27
      initial begin
28
          // Initialize Inputs
29
30
           $dumpfile("finalStep.vcd");
           $dumpvars(0, testbench);
31
32
           // Test 4-bit ALU
          a = 4'b0001; b = 4'b0010; cin = 1'b0; shift = 2'b00;
34
35
           // Test each operation
36
           control = 4'b0000; // AND
37
          #10; $display("4-bit Test - AND: a = %b, b = %b, result = %
38
      b", a, b, result);
39
           control = 4'b0001; // NAND
40
           #10; $display("4-bit Test - NAND: a = %b, b = %b, result =
      %b", a, b, result);
           control = 4'b0010; // OR
43
           #10; $display("4-bit Test - OR: a = %b, b = %b, result = %b
44
```

```
", a, b, result);
          control = 4'b0011: // NOR
46
          #10; $display("4-bit Test - NOR: a = %b, b = %b, result = %
47
      b", a, b, result);
48
          control = 4'b0100; // XOR
49
          50
      b", a, b, result);
          control = 4'b0101; // XNOR
52
          %b", a, b, result);
          control = 4'b0110; // NOT
          #10; $display("4-bit Test - NOT: a = %b, result = %b", a,
56
      result);
57
58
          shift = 2'b01; control = 4'b0111; // Shifter
          #10; $display("4-bit Test - Shifter: a = %b, shift = %b,
59
      result = %b", a, shift, result);
60
          cin = 1'b1; control = 4'b1000; // Addition
61
62
          #10; $display("4-bit Test - Addition: a = %b, b = %b, cin =
       %b, result = %b, cout = %b", a, b, cin, result, cout);
          control = 4'b1001; // Subtraction
64
          #10; $display("4-bit Test - Subtraction: a = %b, b = %b,
65
      cin = %b, result = %b, cout = %b", a, b, cin, result, cout);
          control = 4'b1010; // Multiplication
67
          #10; $display("4-bit Test - Multiplication: a = %b, b = %b,
68
       product = %b", a, b, product);
69
          control = 4'b1011; // Division
70
          #10; $display("4-bit Test - Division: a = %b, b = %b,
71
      quotient = %b, remainder = %b", a, b, result, remainder);
          // Test 8-bit ALU
73
74
          a = 8'h01; b = 8'h02; control = 4'b0000; // AND
          #10; $display("8-bit Test - AND: a = %b, b = %b, result = %
      b", a, b, result);
76
          control = 4'b0001; // NAND
77
          #10; $display("8-bit Test - NAND: a = %b, b = %b, result =
78
      %b", a, b, result);
79
          control = 4'b0010; // OR
80
          #10; display("8-bit Test - OR: a = \%b, b = \%b, result = \%b
81
      ", a, b, result);
82
          control = 4'b0011; // NOR
83
84
          #10; $display("8-bit Test - NOR: a = %b, b = %b, result = %
      b", a, b, result);
          control = 4'b0100; // XOR
86
          #10; $display("8-bit Test - XOR: a = %b, b = %b, result = %
```

```
b", a, b, result);
          control = 4'b0101: // XNOR
89
          #10; $display("8-bit Test - XNOR: a = %b, b = %b, result =
90
      %b", a, b, result);
91
          control = 4'b0110; // NOT
92
          #10; $display("8-bit Test - NOT: a = %b, result = %b", a,
93
      result);
94
          shift = 2'b01; control = 4'b0111; // Shifter
95
          #10; $display("8-bit Test - Shifter: a = %b, shift = %b,
96
      result = %b", a, shift, result);
97
          cin = 1'b1; control = 4'b1000; // Addition
98
          #10; $display("8-bit Test - Addition: a = %b, b = %b, cin =
99
       %b, result = %b, cout = %b", a, b, cin, result, cout);
100
          control = 4'b1001; // Subtraction
101
          #10; $display("8-bit Test - Subtraction: a = %b, b = %b,
      cin = %b, result = %b, cout = %b", a, b, cin, result, cout);
          control = 4'b1010; // Multiplication
104
          #10; $display("8-bit Test - Multiplication: a = %b, b = %b,
       product = %b", a, b, product);
106
          control = 4'b1011; // Division
          #10; $display("8-bit Test - Division: a = %b, b = %b,
108
      quotient = %b, remainder = %b", a, b, result, remainder);
          // Test 16-bit ALU
          a = 16'h0001; b = 16'h0002; control = 4'b0000; // AND
111
          #10; $display("16-bit Test - AND: a = %b, b = %b, result =
112
      %b", a, b, result);
113
          control = 4'b0001; // NAND
          115
       %b", a, b, result);
          control = 4'b0010; // OR
          #10; $display("16-bit Test - OR: a = %b, b = %b, result = %
118
      b", a, b, result);
119
          control = 4'b0011; // NOR
          #10; $display("16-bit Test - NOR: a = %b, b = %b, result =
      %b", a, b, result);
122
          control = 4'b0100; // XOR
          #10; $display("16-bit Test - XOR: a = %b, b = %b, result =
      %b", a, b, result);
          control = 4'b0101; // XNOR
          127
       %b", a, b, result);
128
          control = 4'b0110; // NOT
129
130
          #10; $display("16-bit Test - NOT: a = %b, result = %b", a,
```

```
result);
           shift = 2'b01; control = 4'b0111; // Shifter
132
           #10; $display("16-bit Test - Shifter: a = %b, shift = %b,
       result = %b", a, shift, result);
134
            cin = 1'b1; control = 4'b1000; // Addition
135
           #10; $display("16-bit Test - Addition: a = %b, b = %b, cin
136
       = %b, result = %b, cout = %b", a, b, cin, result, cout);
137
            control = 4'b1001; // Subtraction
138
           #10; $display("16-bit Test - Subtraction: a = %b, b = %b,
       cin = %b, result = %b, cout = %b", a, b, cin, result, cout);
140
            control = 4'b1010; // Multiplication
            #10; $display("16-bit Test - Multiplication: a = %b, b = %b
142
       , product = %b", a, b, product);
143
           control = 4'b1011; // Division
144
       #10; $display("16-bit Test - Division: a = %b, b = %b,
quotient = %b, remainder = %b", a, b, result, remainder);
145
146
           // Test 32-bit ALU
147
           a = 32'h00000001; b = 32'h00000002; control = 4'b0000; //
148
           #10; $display("32-bit Test - AND: a = %b, b = %b, result =
149
       %b", a, b, result);
            control = 4'b0001; // NAND
151
           #10; $display("32-bit Test - NAND: a = %b, b = %b, result =
        %b", a, b, result);
           control = 4'b0010; // OR
154
           #10; $display("32-bit Test - OR: a = %b, b = %b, result = %
       b", a, b, result);
156
           control = 4'b0011; // NOR
158
           #10; $display("32-bit Test - NOR: a = %b, b = %b, result =
       %b", a, b, result);
159
            control = 4'b0100; // XOR
           #10; $display("32-bit Test - XOR: a = %b, b = %b, result =
       %b", a, b, result);
162
            control = 4'b0101; // XNOR
163
           #10; $display("32-bit Test - XNOR: a = %b, b = %b, result =
164
        %b", a, b, result);
           control = 4'b0110; // NOT
           #10; $display("32-bit Test - NOT: a = %b, result = %b", a,
       result);
168
           shift = 2'b01; control = 4'b0111; // Shifter
           #10; $display("32-bit Test - Shifter: a = %b, shift = %b,
       result = %b", a, shift, result);
           cin = 1'b1; control = 4'b1000; // Addition
172
```


```
#10; $display("32-bit Test - Addition: a = %b, b = %b, cin
       = %b, result = %b, cout = %b", a, b, cin, result, cout);
174
175
            control = 4'b1001; // Subtraction
            #10; display("32-bit Test - Subtraction: a = \%b, b = \%b,
176
       cin = \%b, result = %b, cout = \%b", a, b, cin, result, cout);
            control = 4'b1010; // Multiplication
178
            #10; $display("32-bit Test - Multiplication: a = %b, b = %b
179
        , product = %b", a, b, product);
180
            control = 4'b1011; // Division
181
       #10; $display("32-bit Test - Division: a = %b, b = %b,
quotient = %b, remainder = %b", a, b, result, remainder);
182
183
            $finish;
184
        end
185
186 endmodule
```

Listing 5: Test Bench

# 3 Waveform Test

# 3.1 Wavefor

The following waveform visualizations that show the behavior and timing of inputs and outputs for the ALU module during simulation. It allows users to observe signal transitions and verify that the ALU performs operations correctly based on the control signals.



#### 3.2 Results

#### 3.2.1 4-bit Results

```
4-bit Test - AND: a = 000000000000000000000000000001, b = 000000000000000
0000000000000010, result = 000000000000000000000000000011
0000000000000010, result = 1111111111111111111111111111100
00000000000000010, result = 000000000000000000000000000011
000000000000000010, result = 11111111111111111111111111100
10, cout = 1
4-bit Test - Multiplication: a = 000000000000000000000000000000001, b = 0000
```

#### 3.3 Extra Credit Results

### 3.3.1 8-bit Results

```
// Test 8-bit ALU
a = 8'h01; b = 8'h02; control = 4'b0000; // AND
```

Listing 6: 8-bit input

```
8-bit Test - AND: a = 000000000000000000000000000001, b = 00000000000000
00000000000000010, result = 000000000000000000000000000011
0000000000000010, result = 111111111111111111111111111100
000000000000000010, result = 0000000000000000000000000000011
000000000000000010, result = 11111111111111111111111111100
cout = 0
10, cout = 1
```

### **3.3.2 16-bit Results**

```
// Test 16-bit ALU
a = 16'h0001; b = 16'h0002; control = 4'b0000; // AND
```

Listing 7: 16-bit input

```
16-bit Test - AND: a = 00000000000000000000000000001, b = 0000000000000
00000000000000010, result = 000000000000000000000000000011
0000000000000000010, result = 111111111111111111111111111100
0000000000000000010, result = 000000000000000000000000000011
00000000000000000010, result = 11111111111111111111111111100
, cout = 0
110, cout = 1
```

#### 3.3.3 32-bit Results

```
// Test 32-bit ALU
a = 32'h00000001; b = 32'h00000002; control = 4'b0000; //
AND
```

Listing 8: 32-bit input

```
000000000000000010, result = 00000000000000000000000000000011
000000000000000010, result = 00000000000000000000000000011
0000000000000000010, result = 111111111111111111111111111111100
32-bit Test - Shifter: a = 00000000000000000000000000001, shift = 01, re
, cout = 0
110, cout = 1
```

# 4 Conclusion

The implementation of the parameterized ALU module successfully integrates a range of arithmetic and logical operations, with flexibility for various bitwidths. The generated waveforms from the simulation in GTKWave confirm that the ALU operates correctly across different functions and input conditions. Observations of signal transitions and output results demonstrate that the ALU responds accurately to control inputs, performing operations such as addition, subtraction, and multiplication. Overall, the module's functionality is validated, showcasing its capability to handle diverse computational tasks effectively.