
Un Latch D asíncrono

<u>Código</u>


```
1 LIBRARY ieee ;
2 USE ieee.std_logic_1164.all ;
 4 ENTITY latch IS
      PORT ( D, Clk : IN STD_LOGIC ;
   Q : OUT STD_LOGIC) ;
 5
 6
      END latch ;
 8
9 ARCHITECTURE Behavior OF latch IS
10 BEGIN
11
      PROCESS ( D, Clk )
        BEGIN
12
         IF Clk = '1' THEN
Q <= D;
13
14
15
16
         END IF ;
      END PROCESS ;
17 END Behavior;
18
```



Un Flip Flop D

<u>Código</u>

```
1 LIBRARY ieee ;
2 USE ieee.std logic 1164.all;
3
 4 ENTITY FF_D IS
   PORT ( D, Clock : IN STD_LOGIC ;
 5
     Q : OUT STD_LOGIC) ;
 6
 7 END FF_D ;
9 ARCHITECTURE Behavior OF FF_D IS
10 BEGIN
11 PROCESS ( Clock )
     BEGIN
12
       IF Clock'EVENT AND Clock = '1' THEN
13
          Q <= D;
14
       END IF ;
15
    END PROCESS ;
17 END Behavior;
```




Otra manera de construir un Flip Flop D.

Utiliza la instrucción WAIT UNTIL Clock'EVENT AND Clock= '1', que produce el mismo efecto que la instrucción IF del código anterior

<u>Código</u>


```
1 LIBRARY ieee;
   USE ieee.std logic 1164.all;
 3
   ENTITY FF D 2 IS
 4
5
      PORT ( D, Clock : IN STD LOGIC ;
         Q : OUT STD LOGIC ) ;
 6
   END FF D 2 ;
7
8
   ARCHITECTURE Behavior OF FF_D_2 IS
9
   BEGIN
10
      PROCESS
11
12
       BEGIN
     WAIT UNTIL Clock'EVENT AND Clock = '1';
13
         Q \leftarrow D;
     END PROCESS ;
15
16 END Behavior ;
17
```



Borrado asíncrono

<u>Código</u>

```
1 LIBRARY ieee ;
 2 USE ieee.std_logic_1164.all ;
 3
 4 ENTITY BorrAsin IS
 5
       PORT ( D, Resetn, Clock : IN STD LOGIC ;
          Q : OUT STD LOGIC) ;
 6
   END BorrAsin ;
 7
 8
 9 ARCHITECTURE Behavior OF BorrAsin IS
10 BEGIN
      PROCESS ( Resetn, Clock )
11
       BEGIN
12
          IF Resetn = '0' THEN
13
            Q <= '0';
14
          ELSIF Clock'EVENT AND Clock = '1' THEN
15
            Q <= D;
16
         END IF ;
17
     END PROCESS ;
18
19 END Behavior;
```



Borrado síncrono

<u>Código</u>

```
1 LIBRARY ieee ;
 2 USE ieee.std_logic_1164.all ;
 3
 4 ENTITY BorrSin IS
 5
      PORT ( D, Resetn, Clock : IN STD LOGIC ;
         Q : OUT STD LOGIC) ;
 6
   END BorrSin ;
 7
 8
 9 ARCHITECTURE Behavior OF BorrSin IS
10 BEGIN
      PROCESS
11
      BEGIN
12
      WAIT UNTIL Clock'EVENT AND Clock = '1';
13
         IF Resetn = '0' THEN
14
            Q <= '0';
15
         ELSE
16
            Q \ll D;
17
18
         END IF ;
19
     END PROCESS ;
20 END Behavior;
21
```

