
802.11 Wi-Fi Implementation Project


ASIC/FPGA Chip Design

Dr. Mahdi Shabany

Mohammad Hossein Shoara



What we want!








Figure 107—PPDU frame format


Matlab & Verilog Implementation and Verification




Matlab & Verilog Implementation and Verification



Matlab & Verilog Implementation and Verification



- Check Matlab output of transfer with HDL output of transfer
- Check Input data with Output data
- Only 1 bit difference wont be accepted



receiver

How to deliver

- You should have a clean and understandable directories in your deliver files. Dirty folders and files wont be accepted.
- You should have also a report that should have :
 - Directory Description (likes ReadMe files)
 - Algorithms brief description
 - Simulation Results
- You should send a .zip file consists : your files , report