# Parallel Bellman-Ford Algorithm


**Computer Architecture** 

**Arsalen BIDANI** 

**Tesfaye YIMAM MOHAMED** 


2024/2025





## Introduction

- Bellman-Ford is a fundamental shortest-path algorithm for weighted graphs.
- Unlike Dijkstra's algorithm, it handles negative weight edges, making it useful for applications like network routing and financial modeling.
- However, its high time complexity O(V.E) makes it inefficient for large graphs.
- This project explores parallelization techniques to enhance Bellman-Ford's performance using CPU multithreading and GPU acceleration.



|   | В | С | D | E        |
|---|---|---|---|----------|
| 0 | ∞ | ∞ | ∞ | <b>∞</b> |
| 0 | 2 | 2 | ∞ | <b>∞</b> |
| 0 | 2 | 2 | 2 | 6        |
| 0 | 2 | 2 | 3 | 6        |
| 0 | 2 | 2 | 3 | 6        |



## **Algorithm Overview**

Given a graph G(V,E) (directed or undirected), a source vertex S , and a weight function  $w:E\to\mathbb{R}$  the Bellman-Ford algorithm visits G and finds the shortest path to reach every vertex of V from source S

#### Algorithm 1 BELLMAN-FORD'S ALGORITHM

 $\begin{aligned} & \text{for all vertices } u \in V(G) \text{ do} \\ & d(u) = \infty \\ & \text{d(s)} = 0 \\ & \text{for all edges } (u,v) \in E(G) \text{ do} \\ & \text{RELAX } (u,v,w) \end{aligned}$ 

#### Algorithm 2 RELAX PROCEDURE

Relax(u, v, w)

if 
$$d(u) + w < d(v)$$
 then  $d(v) = d(u) + w$ 


The worst case scenario time complexity is O(|V||E|).




## **CPU Implementations**



## **CPU Specifications**








## **Profiling Tools**

The time measurement method used is the clock() function from the C standard library <time.h>. The reason we have chosen it is because it returns the CPU time at the instant it is called, rather than the wall-clock time, which may include small inaccuracies.

```
// Cross-platform timing
#ifdef _WIN32
#include <windows.h>
long long get_nanoseconds() {
    LARGE_INTEGER freq, counter;
    QueryPerformanceFrequency(&freq);
    QueryPerformanceCounter(&counter);
    return (counter.QuadPart * 1000000000LL) / freq.QuadPart;
}
#else
#include <time.h>
long long get_nanoseconds() {
    struct timespec ts;
    clock_gettime(CLOCK_MONOTONIC, &ts);
    return ts.tv_sec * 1000000000LL + ts.tv_nsec;
}
#endif
```




- Gprof: It is a performance profiling tool used primarily with programs compiled by GCC. It basically tells us where a program spends most of its time.
- Nvprof: is a profiling tool for analyzing CUDA application performance on all NVIDIA GPUs, measuring execution time of CUDA kernels, tracking memory usage (global, shared, local), and analyzing warp efficiency, branch divergence, and occupancy.



## **Sequential Version Scalability**

**Dataset:** Graphs ranging from 100 to 5000 vertices were tested.



#### **Execution Time Trend:**

- The runtime exhibits a near-linear growth with respect to graph size consistent with the expected O(V⋅E) complexity.
- For sparse graphs (where E $\approx$ V), the trendline follows an approximately quadratic relationship (O( $V^2$ )), while denser graphs scale closer to cubic (O( $V^3$ )).



## Sequential Version Gprof Profiling

We used a **Gprof** on the sequential version of the algorithm on a dataset of 1000 vertices, the results are shown in the table below:

#### **Dominant Computational Bottleneck:**


- 1. The relax\_edges function consumes 94.02% of the total execution time.
- 2. The *relax\_edges* function was called 999 times, consuming 1.62 seconds.
- 3. Other functions such as *createGraph*, *detect\_negative\_cycles*, and *initialize\_arrays* had negligible execution times.

| Function                   | Calls | Self<br>Time<br>(s) | Total<br>Time (s) | % of<br>Execution<br>Time |
|----------------------------|-------|---------------------|-------------------|---------------------------|
| relax_edges                | 999   | 1.62                | 1.62              | 94.02%                    |
| createGraph                | 1     | 0.00                | 0.00              | 0.01%                     |
| detect_negative<br>_cycles | 1     | 0.00                | 0.00              | 0.00%                     |
| initiaize_arrays           | 1     | 0.00                | 0.00              | 0.00%                     |



## Sequential Version VS Profiling

We used the Visual Studio profiler to analyze a 1,000-vertex graph, focusing on the hot path. The results reinforced the computational burden of the relaxation step. The profiler's visualization clearly highlighted the intensive calculations involved in this part of the algorithm, confirming our findings.



**Flamegraph** showcasing **Hot-Path** 



Computational


## **Strategy & Goals**

- Reduce the practical runtime of the Bellman-Ford algorithm by addressing its inherent O(V.E) complexity.
- Redesign the relaxation logic to enable efficient parallel execution
- Reduce redundant work by integrating techniques like active vertex tracking

**Target:** Significant runtime speedup up to 1000x through fine-grained parallel processing of edges



### **Multithreaded Version**



The 4 physical cores (with Hyper-Threading) achieved optimal throughput at 5 threads due to minimal contention and full resource utilization.

- We focused on the relaxation phase—the dominant bottleneck identified in our sequential analysis.
- The implementation uses
   pthreads to distribute edge
   processing across threads, with
   synchronization to prevent race
   conditions during distance
   updates.




## **Multithreaded Scalability Analysis**

#### **Speedup < 1 for |V| < 700:**

- Threading overhead dominates runtime for small graphs
- Low edge counts provide insufficient parallel workload to amortize overhead.

#### Scalability improves with |V|:

For |V| ≥ 700, speedup approaches ~10x (nearlinear for 5 threads), as the workload becomes compute-bound and parallel efficiency increases



## **Memory Footprint**

We have tried with alternative graph representations to optimize memory usage, mainly we have:

#### 1- Edge List:


- Stores only existing edges as tuples (u,v,weight).
- **Memory required:** O(E) where E is the number of edges.
- Best for: Sparse graphs (e.g., road networks, social networks).

#### 2- Adjacency Matrix:

- Stores all possible edges in a V. V matrix, including non-existent ones.
- **Memory required:**  $O(V^2)$ , where V is the number of vertices.
- **Best for:** Dense graphs (e.g., fully connected graphs).



## **Memory Footprint (Cont.)**



- **Edge list** showed better execution time due to iterating only over actual edges, avoiding unnecessary checks.
- Adjacency matrix underperformed on sparse graphs because of its  $O(V^2)$  operations per phase, regardless of edge existence.



## **Active Vertex Optimized Multithreaded**

To further accelerate the Bellman-Ford algorithm, we implemented an active vertex tracking optimization that eliminates redundant edge relaxations and enables early stopping.

This approach leverages two key insights:

#### 1. Active Vertex Masking:

- Tracks and relaxes only updated ("active") vertices, skipping ~90% of redundant work.

#### 2. Early Termination:

- The algorithm terminates as soon as no vertices are active in an iteration, often requiring far fewer than |V|-1 iterations

```
pthread_barrier_wait(&barrier);

// Check for early termination
if (*(data->flag) == 0) {
    pthread_barrier_wait(&barrier);
    break;
}

pthread_barrier_wait(&barrier);

// Reset flag and update masks
if (tid == 0) {
    *(data->flag) = 0;
}


// Update masks for assigned vertices
for (int v = first_vertex; v < last_vertex; v++) {
    data->mask[v] = data->mask1[v];
    data->mask1[v] = 0;
}

pthread_barrier_wait(&barrier);
```

A global flag is checked per iteration



## **Active Vertex Optimized Multithreaded (cont.)**



#### Why Does This Work?

- Real-World Graphs Are Sparse: Most vertices converge quickly, making brute-force relaxation wasteful.
- Cache Locality: The active vertex mask fits in L1/L2 cache, reducing memory stalls.
- **Speedup:** The optimized version achieves up to 5000× speedup over the sequential baseline outperforming the naive multithreaded version by ~10–100×.
- Why such massive gains?
  - Early termination: Many graphs converge in O(log V) iterations (vs. O(V)).
  - Work elimination: Only 5–20% of edges are processed in later iterations.



**GPU Implementations** 

## **Device Query**


Nvidia Tesla T4 on Turing Architecture

```
deviceQuery Starting...
 CUDA Device Ouery (Runtime API) version (CUDART static linking)
 etected 1 CUDA Capable device(s)
 evice 0: "Tesla T4"
                                                 12.1 / 12.1
  CUDA Driver Version / Runtime Version
  CUDA Capability Major/Minor version number:
                                                                                                                                   2560 CUDA
  Total amount of global memory:
                                                  15984 MBytes (16760700928 bytes
                                                                                                                                   Cores
  (040) Multiprocessors, (064) CUDA Cores/MP:
                                                 2560 CUDA Cores
  GPU Max Clock rate:
                                                 1590 MHz (1.59 GHz)
  Memory Clock rate:
                                                 5001 Mhz
  Memory Bus Width:
                                                  256-bit
  L2 Cache Size:
                                                  4194304 bytes
  Maximum Texture Dimension Size (x,y,z)
                                                  1D=(131072), 2D=(131072, 65536)
  3D=(16384, 16384, 16384)
  Maximum Layered 1D Texture Size, (num) layers 1D=(32768), 2048 layers
  Maximum Layered 2D Texture Size, (num) layers 2D=(32768, 32768), 2048 layers
  Total amount of constant memory:
                                                 65536 bytes
  Total amount of shared memory per block:
                                                 49152 bytes
                                                                                                                                   Memory
                                                 65536 bytes
  Total shared memory per multiprocessor:
  Total number of registers available per block
                                                 65536
                                                                                                                                   and
  Warp size:
  Maximum number of threads per multiprocessor:
                                                 1024
                                                                                                                                   maximum
  Maximum number of threads per block:
                                                 1024
  Max dimension size of a thread block (x,y,z)
                                                                                                                                  threads per
                                                (2147483647, 65535, 65535)
                                       (x, y, z):
  Max dimension size of a grid size
                                                 2147483647 bytes
  Maximum memory pitch:
                                                                                                                                   SM and
  Texture alignment:
                                                 512 bytes
  Concurrent copy and kernel execution:
                                                  Yes with 3 copy engine(s)
                                                                                                                                   Block
  Run time limit on kernels:
  Integrated GPU sharing Host Memory:
  Support host page-locked memory mapping:
                                                  Yes
  Alignment requirement for Surfaces:
                                                  Yes
  Device has ECC support:
                                                 Disabled
  Device supports Unified Addressing (UVA):
                                                  Yes
  Device supports Managed Memory:
                                                  Yes
  Device supports Compute Preemption:
                                                  Yes
  Supports Cooperative Kernel Launch:
                                                  Yes
  Supports MultiDevice Co-op Kernel Launch:
                                                  Yes
  Device PCI Domain ID / Bus ID / location ID:
  Compute Mode:
     < Default (multiple host threads can use :: cudaSetDevice() with device simu
deviceQuery, CUDA Driver = CUDART, CUDA Driver Version = 12.1, CUDA Runtime Vers
ion = 12.1, NumDevs = 1
Result = PASS
bidani@computer-architecture:~/cuda-samples/Samples/l Utilities/deviceQuery$ s
```



## **Naïve Cuda Version**

For the time measurement we used the **Cuda event recorder** modules.



#### Memory Management:

Double-Buffering: Two distance arrays
 (d\_d and d\_temp) alternate roles each
 iteration to avoid race conditions.

#### Speedup:

- Achieved **34× speedup** over the optimized CPU multithreaded version but then they **equal** over 3000 vertices graph.



We can try running Nvprof to determine bottlenecks



## **Cuda Memory Footprint**

| .059== Profili        |                      |           | _     | 5000 0          |          |          |  |
|-----------------------|----------------------|-----------|-------|-----------------|----------|----------|--|
|                       | ng result<br>Time(%) | :<br>Time | Calls | 2               | Min      | Man      | Name                                       |
| Type<br>U activities: |                      | 30.1383s  | 4999  | Avg<br>6.0289ms |          |          | relax kernel(Edge*, int*, int*, int*, int) |
| o accivities:         | 0.08%                | 23.626ms  | 4999  | 4.7260us        | 4.5760us | 5.1520us | [CUDA memcpy DtoD]                         |
|                       |                      | 13.874ms  | 1     | 13.874ms        | 13.874ms | 13.874ms | [CUDA memcpy HtoD]                         |
|                       | 0.00%                | 7.5840us  | 2     | 3.7920us        | 3.7760us | 3.8080us | [CUDA memcpy DtoH]                         |
|                       | 0.00%                | 4.9600us  | 1     |                 | 4.9600us | 4.9600us | init kernel(int*, int*, int, int)          |
| API calls:            | 98.62%               | 30.1629s  | 5000  | 6.0326ms        | 7.5740us | 6.1207ms | cudaDeviceSynchronize                      |
| ALL COLLEGE           | 0.98%                | 301.03ms  | 2     | 150.52ms        | 1.6030us | 301.03ms | cudaEventCreate                            |
|                       | 0.26%                | 79.926ms  | 5002  | 15.978us        | 9.6980us | 13.939ms | cudaMemopy                                 |
|                       | 0.12%                | 37.505ms  | 5000  | 7.5000us        | 6.1220us | 337.63us | cudaLaunchKernel                           |
|                       | 0.01%                |           | 4     | 627.35us        | 4.6990us | 2.1737ms | cudaFree                                   |
|                       | 0.01%                | 1.9568ms  | 101   | 19.373us        | 179ns    | 1.0085ms | cuDeviceGetAttribute                       |
|                       | 0.00%                | 594.92us  | 4     | 148.73us        | 4.6280us | 319.22us | cudaMalloc                                 |
|                       | 0.00%                | 20.338us  |       | 20.338us        | 20.338us | 20.338us | cuDeviceGetName                            |
|                       | 0.00%                | 19.787us  |       | 9.8930us        | 8.9470us | 10.840us | cudaEventRecord                            |
|                       | 0.00%                | 9.2170us  |       | 9.2170us        | 9.2170us | 9.2170us | cuDeviceGetPCIBusId                        |
|                       | 0.00%                | 5.5410us  |       | 5.5410us        | 5.5410us | 5.5410us | cudaEventSynchronize                       |
|                       | 0.00%                | 3.8870us  |       | 1.9430us        | 1.3320us | 2.5550us | cudaEventDestroy                           |
|                       | 0.00%                | 3.2960us  |       | 3.2960us        | 3.2960us | 3.2960us | cudaEventElapsedTime                       |
|                       | 0.00%                | 1.9140us  |       | 638ns           | 391ns    | 1.0120us | cuDeviceGetCount                           |
|                       | 0.00%                | 1.1720us  |       | 586ns           | 231ns    | 94lns    | cuDeviceGet                                |
|                       | 0.00%                | 431ns     |       | 43lns           | 43lns    | 431ns    | cuDeviceTotalMem                           |
|                       | 0.00%                | 40lns     |       | 401ns           | 40lns    | 401ns    | cuDeviceGetUuid                            |


- The GPU spends >99% of time in relax\_kernel, indicating that performance is limited by atomic contention in edge relaxations, not memory transfers.
- HtoD) and DtoH transfers contribute minimally to runtime (e.g., 13.87ms HtoD for a 5,000vertex graph).



The Nvprof report indicates that memory optimization won't lead us any further, we will try further blocks and threads installements



## **Kernel Threads Optimizations**



Optimal TPB (Threads Per Block) = 128 achieved the fastest kernel execution due to improved occupancy:


Balanced register usage and warp scheduling. The 128-thread configuration reduced total runtime by ~12% compared to 256 threads.



## **Active Vertex Optimizations**

Building on the success of the CPU-optimized version, we implemented active vertex tracking on

the GPU.



di Pisa

- The active vertex optimization achieved a remarkable **25,000**× speedup over the sequential CPU implementation
- compared to the CPU-optimized version's 5,000× speedup.
   The GPU implementation delivers a 5× further gain, showcasing the raw power of massive parallelism when combined with algorithmic efficiency.
   UNIVERSITÀ

## Conclusion

- Algorithmic Optimizations & Parallel Processing: Significantly accelerate the Bellman-Ford algorithm.
- CPU Implementation: Achieved 5,000× speedup using multithreaded active vertex tracking.
- **GPU Implementation:** Reached **25,000**× **speedup** by combining multithreaded **active vertex tracking** with **massive parallelism**.
- Optimization Impact: Transformed a basic O(V.E) algorithm into an efficient parallel solution.

Key Takeaway: Algorithmic improvements + hardware-aware design = high-performance computing success.

