Calculator

Team Pi-Sense

Lochana Abhayawardana, Arsany Girgis and Emirkan Sali

Introduction

Block Diagram



Sequence Diagram



Implementation

Calculator

```
case op is
    when "00" =>  -- Addition operation
        temp(3 downto 0) := a_signed + b_signed;
        resultOut <= std_logic_vector(temp(3 downto 0));
        errorOut <= temp(4);
    when "01" =>  -- Subtraction operation
        temp(3 downto 0) := a_signed - b_signed;
        resultOut <= std_logic_vector(temp(3 downto 0));
        errorOut <= temp(4);
    when "10" =>  -- Multiplication operation
        temp := a_signed * b_signed;
        resultOut <= std_logic_vector(temp(3 downto 0));
        errorOut <= '0';

    when "11" =>  -- Division operation
        if b_signed /= 0 then
            quotient := a_signed / b_signed;
            remainder := a_signed rem b_signed;
            resultOut <= std_logic_vector(quotient(3 downto 0));
            errorOut <= remainder(0);

        else
            resultOut <= (others => 'X');  -- Indicate division by zero with 'X' output
            errorOut <= '1';  -- Set overflow to indicate an error condition
        end if;
    when others =>
        resultOut <= (others => 'X');
        errorOut <= 'X';
end case;
```

Decoder FSM

```
process (clk)
begin
    if rising_edge(clk) then
        if reset = '1' then
            prev_key <= "0000";
            key1_value <= "0000";
            key2_value <= "0000";
            key3_value <= "00";
            key1_assigned <= '0';
            key2_assigned <= '0';
            key3_assigned <= '0';

        else
           if DecodeOut /= prev_key then
                    if key1_assigned = '0' then
                    key1_value <= DecodeOut;
                    key1_assigned <= '1';
            elsif key2_assigned = '0' then
                    key2_value <= DecodeOut;
                    key2_assigned <= '1';
            elsif key3_assigned = '0' then
                    key3_value <= DecodeOut(1 downto 0);
                    key3_assigned <= '1';
            end if;
        end if;
        prev_key <= DecodeOut;
     end if;
     end if;
end process;

Key1Assigned <= key1_assigned;
Key2Assigned <= key2_assigned;
Key3Assigned <= key3_assigned;
Key1Value <= key1_value;
Key2Value <= key2_value;
Key3Value <= key3_value;
```

Display

```
architecture Behavioral of DisplayController is
begin
        -- only display the leftmost digit
        anode<="1110";


         with DispVal select
                segOut <=  "1000000" when "0000", --0
                                "1111001" when "0001", --1
                                "0100100" when "0010", --2
                                "0110000" when "0011", --3
                                "0011001" when "0100", --4
                                "0010010" when "0101", --5
                                "0000010" when "0110", --6
                                "1111000" when "0111", --7
                                "0000000" when "1000", --8
                                "0010000" when "1001", --9
                                "0001000" when "1010", --A
                                "0000011" when "1011", --B
                                "1000110" when "1100", --C
                                "0100001" when "1101", --D
                                "0000110" when "1110", --E
                                "0001110" when "1111", --F
                                "0111111" when others;

end Behavioral;
```

Top module

```
signal Decode: STD_LOGIC_VECTOR (3 downto 0);
signal result: STD_LOGIC_VECTOR (3 downto 0);
signal key1, key2: STD_LOGIC_VECTOR (3 downto 0);
signal key3: STD_LOGIC_VECTOR (1 downto 0);
begin

C0: Decoder port map (clk=>clk, Row =>JArow, Col=>JAcol, DecodeOut=> Decode);
C2: decoderFSM port map (clk=>clk, reset=>reset, DecodeOut => Decode, Key1Assigned =>LED1, Key2Assigned =>LED2, Key3Assigned =>LED3, Key1Value =>
C3: Calculator port map (a=>key1, b=>key2, op=>key3, resultOut=>result, errorOut=>LED4);
C4: DisplayController port map (DispVal=>result, anode=>an, segOut=>seg );
```

Calculator testbench



Decode FSM testbench



Schematic

Root page consisting of 5 subpages

1. Power page with Power supply, switch and LED
2. Keypad Page where we simulated the keypad using pushbuttons
3. FPGA page with the needed components of the FPGA
4. Seven segment display page with both displays
5. FPGA JTAG page for the JTAG Interface





FPGA Components in the schematic



Keypad using push-buttons



Seven Segment displays connected to the I/O ports of FPGA

PCB Design

- Selecting the right footprints for the symbols
- Arranging the components in a way that makes sense
- Labeling, designing etc.
- Routing of connections using Autorouter



PCB layout with all its layers visible



3D View of the PCB