


# Computer Processors

Common logic configurations



#### **Building Gates from Nands**




 We have seen that all Boolean expressions can be expressed in terms of AND, OR and
 NOT

 All logic gates can be expressed in terms of a NAND

NAND is sometimes referred to as a universal logic gate

А	В	Output	
0	0	1	
0	1	1	
1	0	1	
1	1	0	




#### Not




- When **a** is low the output is high
- When **a** is high the output is low

Α	В	Output	
0	0	1	
0	1	1	
1	0	1	
1	1	0	

а	Not a
0	1
1	0






#### And



- Nand is a negated And
- Negate a Nand (double negation) the result is an And

а	b	С	Output	
0	0	1	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	



<u>Double negation law, remember it from last</u>

semester?




 Or made out of Nand's can be devised using the Boolean laws

$$x \lor y$$

$$\neg \neg x \lor \neg \neg y$$

$$\neg (\neg x \land \neg y)$$

а	b	Output	
0	0	0	
0	1	1	
1	0	1	
1	1	1	




# Multiplexor



- A multiplexor, sometimes called a MUX, is
   a 3 input gate
- One input is a selection bit
- One of the other two inputs, a and b, are outputted depending on the value of

selection bit




а	b	sel	out
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1

### Demultiplexor



- Demultiplexor performs the opposite function to a multiplexor
- Two inputs in and a selection bit
- Two outputs **a** and **b**
- Outputs in on either a or b depending on the value of the selection bit


Selection bit	а	b
0	in	0
1	0	in



#### Multi-Bit gates



- Computer hardware use buses of a specified width
- n-bit variety of most of the logic gates
  - o n-bit **Or**
  - o n-bit And
  - o n-bit **Not**
  - o n-bit Mux



3-bit Or

# Multi-way gates



Many logic gates which have 2 inputs

generalise to having n bits

o n-way **Or** 

- o n-way **And**
- o n-way **Xor**
- o n-way **Mux**

а	b	С	out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

3-way **And** 

# Multi-way gates



- Many logic gates which have 2 inputs
   generalise to having n bits
  - o n-way **Or**
  - o n-way **And**
  - o n-way **Xor**
  - o n-way **Mux**

а	b	С	out
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

3-way Or

# Multi-way gates



- Many logic gates which have 2 inputs
   generalise to having n bits
  - o n-way **Or**
  - o n-way **And**
  - o n-way **Xor**
  - o n-way **Mux**

а	b	С	out
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

3-way Xor


# Multi-way/Multi-bit Multiplexor



- What might a 4-way 16-bit multiplexor look like?
- How many selection bits will it have?
- How wide is the input bus it 'switches'?
- How wide is the output bus it 'switches'?

#### Note:

Multi-way multiplexor can be constructed out of multiplexors



s[0]	s[1]	out
0	0	а
0	1	b
1	0	С
1	1	d

#### Look up tables



- An alternative to combinatorial logic
- Essentially a large memory chip
- Inputs are used as address lines
- Output is the value stored in a specific memory location
- Alternatively can be implemented using multiplexors, with hardwire values



In 1957 with the IBM 1401 and 1620 computer parts of the processing unit were replaced by lookup tables implemented in ROM to perform calculations.

#### Summary



- Introduced construction of elementary logic gates from Nand's
- Introduced multiplexors
- Introduced demultiplexors
- Introduced multi-way/multi-bit gates
- Introduced Lookup tables