

CAPITAL UNIVERSITY - KODERMA

MICROPROCESSOR AND MICROCONTROLLER - ASSIGNMENT

Name: Arshad Nazir

Electrical and Electronics Engineering

Signature:

Date:

Part 1

Q1. Identify the difference between Macro and subroutine.

Ans. Macros can only be used in the program they are defined in and only after the definition is expandedat compilation/generation.

Subroutines (FORM) can be called from both the program they are defined in and other programs.

A MACRO is more or less an abbreviation for some lines of code that are used more than once or twice. A FORM is a local subroutine (which can be called external). A FUNCTION is (more or less) a subroutine that is called external.


Since debugging a MACRO is not really possible, prevent the use of them (I've never used them, but seenthem in action). If the subroutine is used only local (called internal) use a FORM. If the subroutine is called external (used by more than one program) use a FUNCTION.

- 1. When a task is to be done repeatedly then it is written as subroutine and this subroutine will be calledeach time to perform that task.
- 2. Subroutine program will be stored in some memory location and program control will be transferred tothat location each time.
- 3. whereas in macro the number of instructions will be less than subroutine. Here each time u call a macrothat set of instructions will be inserted in that location.
 - 4. macro doesn't have a return statement while subroutine has.
 - 5. memory requirement for macro is higher.
 - 6. execution time of macro is lesser than subroutine.

Q2. Name the different types of interrupts supported by 8086.

Ans. The interrupt is the method of creating a temporary halt during program execution and allows peripheral devices to access the microprocessor. The microprocessor responds to that interrupt with an ISR (Interrupt Service Routine), which is a short program to instruct the microprocessor on how to handlethe interrupt.

The following image shows the types of interrupts we have in an 8086 microprocessor –



Interrupts

Hardware Interrupts

A hardware interrupt is caused by any peripheral device by sending a signal through a specified pin to themicroprocessor.

The 8086 has two hardware interrupt pins, i.e. NMI and INTR. NMI is a non-maskable interrupt and INTR is a maskable interrupt having lower priority. One more interrupt pin associated is INTA called interrupt acknowledge.

NMI

It is a single non-maskable interrupt pin (NMI) having higher priority than the maskable interrupt requestpin (INTR) and it is of type 2 interrupt.

When this interrupt is activated, these actions take place -

Completes the current instruction that is in

progress. Pushes the Flag register values onto the

stack.

Pushes the CS (code segment) value and IP (instruction pointer) value of the return address onto the stack.IP is loaded from the contents of the word location oooo8H.

CS is loaded from the contents of the next word location

ooooAH. The interrupt flag and trap flag are reset to o.

INTR

The INTR is a maskable interrupt because the microprocessor will be interrupted only if interrupts are enabled using set interrupt flag instruction. It should not be enabled using clear interrupt Flag instruction.

The INTR interrupt is activated by an I/O port. If the interrupt is enabled and NMI is disabled, then themicroprocessor first completes the current execution and sends 'o' on the INTA pin twice. The first 'o'means INTA informs the external device to get ready and during the second 'o' the microprocessor receives the 8-bit, say X, from the programmable interrupt controller.

These actions are taken by the microprocessor -

First completes the current instruction.

Activates INTA output and receives the interrupt type, say X.

Flag register value, CS value of the return address and IP value of the return address is pushed onto the stack.

IP value is loaded from the contents of word location X ×

4CS is loaded from the contents of the next word

location.

The interrupt flag and trap flag is reset to o

• Software Interrupts

Some instructions are inserted at the desired position into the program to create interrupts. These interruptinstructions can be used to test the working of various interrupt handlers. It includes –

INT- Interrupt instruction with type number

It is 2-byte instruction. First byte provides the op-code and the second byte provides the interrupt typenumber. There are 256 interrupt types under this group.

Its execution includes the following steps –

The flag register value is pushed onto the stack.

CS value of the return address and IP value of the return address is pushed onto the

stack.IP is loaded from the contents of the word location 'type number' × 4

CS is loaded from the contents of the next word

location.Interrupt Flag and Trap Flag is reset to o

The starting address for typeo interrupt is ooooooH, for type1 interrupt is oooo4H similarly for type2 is oooo8H and so on. The first five pointers are dedicated interrupt pointers. i.e. –

TYPE o interrupt represents division by zero situation.

TYPE 1 interrupt represents single-step execution during the debugging of a program.

TYPE 2 interrupt represents a non-maskable NMI interrupt.

TYPE 3 interrupt represents break-point

interrupt. TYPE 4 interrupt represents overflow

interrupt.

The interrupts from Type 5 to Type 31 are reserved for other advanced microprocessors, and interruptsfrom 32 to Type 255 are available for hardware and software interrupts.

INT 3-Break Point Interrupt Instruction

It is a 1-byte instruction having an op-code is CCH. These instructions are inserted into the program sothat when the processor reaches there, then it stops the normal execution of a program and follows the break-point procedure.

Its execution includes the following steps -

The flag register value is pushed onto the stack.

CS value of the return address and IP value of the return address is pushed onto the

stack.IP is loaded from the contents of the word location $3\times4 = 0000CH$

CS is loaded from the contents of the next word

location.Interrupt Flag and Trap Flag is reset to o

INTO - Interrupt on overflow instruction

It is a 1-byte instruction and their mnemonic INTO. The op-code for this instruction is CEH. As the namesuggests it is a conditional interrupt instruction, i.e. it is active only when the overflow flag is set to 1 andbranches to the interrupt handler whose interrupt type number is 4. If the overflow flag is reset then, the execution continues to the next instruction.

Its execution includes the following steps -

Flag register values are pushed onto the stack.

CS value of the return address and IP value of the return address is pushed onto the

stack.IP is loaded from the contents of word location 4×4 = 00010H

CS is loaded from the contents of the next word

location. Interrupt flag and Trap flag are reset to o

Q3. List the flag register in 8086.

Ans. The Flag register is a Special Purpose Register. Depending upon the value of the result after any arithmetic and logical operation, the flag bits become set (1) or reset (0).



Figure – Format of the flag register

There are a total of 9 flags in 8086 and the flag register is divided into two types:

(a) Status Flags – There are 6 flag registers in the 8086 microprocessor which become set(1) or reset(0) depending upon condition after either 8-bit or 16-bit operation. These flags are conditional/status flags. 5 of these flags are the same as in the case of the 8085 microprocessor and their working is also the same asin the 8085 microprocessor. The sixth one is the overflow flag.

The 6 status flags are:

• Sign Flag (S)

- Zero Flag (Z)
- Auxiliary Cary Flag (AC)
- Parity Flag (P)
- Carry Flag (CY)
- (b) Control Flags The control flags enable or disable certain operations of the microprocessor. There are 3 control flags in the 8086 microprocessor and these are:
 - Directional Flag (D) This flag is specifically used in string instructions.

If the directional flag is set (1), then access the string data from the higher memory location towards thelower memory location.

If the directional flag is reset (o), then access the string data from the lower memory location towards thehigher memory location.

• Interrupt Flag (I) – This flag is for interrupts.

If the interrupt flag is set (1), the microprocessor will recognize interrupt requests from the peripherals.

If the interrupt flag is reset (o), the microprocessor will not recognize any interrupt requests and will ignore them.

Trap Flag (T) – This flag is used for on-chip debugging. Setting the trap flag puts the
microprocessor into a single-step mode for debugging. In single stepping, the
microprocessorexecutes an instruction and enters into single step ISR.

If the trap flag is set (1), the CPU automatically generates an internal interrupt after each instruction, allowing a program to be inspected as it executes instruction by instruction.

If the trap flag is reset (o), no function is performed.

Q4. What are the assembler directives there in 8086?

Ans. The 8086 instructions are categorized into the following main types. 1. Data Copy / Transfer Instructions 2. Arithmetic and Logical Instructions 3. Shift and Rotate Instructions 4. Loop Instructions 5.Branch Instructions 6. String Instructions 7. Flag Manipulation Instructions 8. Machine Control Instructions.

The 8086 instructions are categorized into the following main types.

- 1. Data Copy / Transfer Instructions
- 2. Arithmetic and Logical Instructions
- 3. Shift and Rotate Instructions

- 4. Loop Instructions
- 5. Branch Instructions
- 6. String Instructions
- 7. Flag Manipulation Instructions
- 8. Machine Control Instructions

Q5. Outline the different types of addressing modes of 8086

Ans. The way of specifying data to be operated by an instruction is known as addressing modes. This specifies that the given data is immediate data or an address. It also specifies whether the given operand isregister or register pair.

Types of addressing modes:

Register mode – In this type of addressing mode both the operands are registers.

Example:

MOV AX, BX

XOR AX, DX

ADD AL, BL

• Immediate mode – In this type of addressing mode the source operand is a 8-bit or 16-bit data. The destination operand can never be immediate data.

Example:

MOV AX, 2000

MOV CL, oA

ADD AL, 45

AND AX, 0000

Note that to initialize the value of the segment register a register is required.

MOV AX, 2000

MOV CS, AX

• Displacement or direct mode – In this type of addressing mode the effective address is directly

given in the instruction as displacement.

Example:

MOV AX, [DISP]

MOV AX, [0500]

• Register indirect mode – In this addressing mode the effective address is in SI, DI or

BX.Example: Physical Address = Segment Address + Effective Address

MOV AX, [DI]

ADD AL, [BX]

MOV AX, [SI]

• Based indexed mode – In this, the effective address is the sum of the base register and indexregister.

Base register: BX, BP

Index register: SI, DI

The physical memory address is calculated according to the base register.

Example:

MOV AL, [BP+SI]

MOV AX, [BX+DI]

• Indexed mode – In this type of addressing mode the effective address is the sum of the indexregister and displacement.

Example:

MOV AX, [SI+2000]

MOV AL, [DI+3000]

• Based mode – In this, the effective address is the sum of base register and displacement.

Example:

MOV AL, [BP+ 0100]

• Based indexed displacement mode – In this type of addressing mode, the effective address is the

sum of the index register, base register and displacement.

Example:

MOV AL, [SI+BP+2000]

• String mode – This addressing mode is related to string instructions. In this, the value of SI andDI are auto-incremented and decremented depending upon the value of the directional flag.

Example:

MOVS B MOVS

W

• Input/Output mode – This addressing mode is related to input-output operations.

Example:

IN A, 45

OUT A, 50

• Relative mode –

In this, the effective address is calculated with reference to the instruction pointer.

Example:

JNZ 8 bit address

IP=IP+8 bit address

Micro Processors

Part-1

1. Identify the difference between Macro and Subroutine?

Maero: - Macro Can be Called only in the program it is defined.

Maero Can have a parametres. Maero Can be Called only after its definition. Macro Is Osed when Same thing is done in a programe a number of times.

Subroutine: Subroutine Can be Called from other programs also.

Can have any number of parameters. This is not true for Subroutine. Subroutine is Osed for modularization.

2. Name the different types of interrupts Supported by 80860

The following Image chows the types of blenrupts we have in a 8086 meroprocessor-

Hardware Interrupt

Software Interrupt

Maskable
Interrupt

Non-Maskable
Interrupt

Hardware Interrupt is Used Caused by any peripheral device by Sending a Segnal Shaough a Specified pin to microprocesson.

Software Interrupts

Some Instructions are insented at the desired position into the program to Create Interrupts. These interrupt Instructions Can be Used to test the Working of Verious Interrupt handless.

3. Lest the glag register in 8086?

flag Register & One of the Special register. The flag bits are changed to O on I depending Opon the Value of nesult after another the Or logical Openations.

8086 has 16-bit glag register, and there are a Valid glag bits. We can divide the flag bits Into two Sections. The status glags and the Control glags.

1. Define stack Segment register ?

The stack Segment register is Usually used to stone Information about the memory Segment that stones the Call of Consently excecuted program. SP points to Consent stack top. By default, the stack grows downward in memory, so never Values one placed at lower memory addresses.

A

5. What are the assembles desectives there in 80869 1) The DB directive b) The DW denective 1 MM : Dymas c) The DD diructive d) the stroct (on STRUG) and ends derectives (Counted as One) Epon at to a bit Ca 16 bit dala Delthia e) The EQU dirudive never immo hi le dola. 1) She COMMENT denctive of ASSOME in a low that comp phonon is south a substitute of (9210) Il VIII Agams 3 6) EXTERN (03:0) H VELA i) GLOBAL 1) SEGMENTS with the possession all of a bear builded addings address to to sty weaks. K) OFFSET Exemple - Dhyper delan . Signed eldens is Effective SORT (m) GROUP n) INCLUDE Part 24 will be every for all al - il wer box bal board & 2. Examine the Various addressing modes available la 8086. Explains each mode with an Example? The way of Specifying data to be Openated by as Instruction is known as addressing modes. The Specifies that the given data is an immediate data on an address. It also Specifies wheather the given Openand is register

Types of addressing modes: * Register mode - In this type of addressing mode both the Openands are register. Example: MOV AX, BX XOR AX, DX ADD AL, BL * Immediate mode. In this type of addressing mode the Source Operand is a bit On 16 bit data. Destination Operand can be nevez Immediate data. * Desplaument on direct mode - to this type of addressing mode the effective address to directly given instruction as displacement. Example: MOV AX, (DISP) MOV AX, (0500) * Register Indirect mode - In this addressing mode the effective address b b SI, DION BX. Example - Physical adoluss = Segment Address + Effective Address MOV AX, (61) MOV AI, (BX) MOV AX, (SI) JOURNAL (a Based Indexed mode - In this the effective adoless to Som of based register and boder register. Base register: BX BP of me can be a men in the an among the Index register: SI, DI The physical memory address is Calculated according to the base register

Example: MOV AI, (BP+SI)
MOV AI, (BX+DI)

don't do your date to

Il also specifics whealther

- Indexed mode In this type of addressing mode the effective address is Som of Index agaister and displacement.

 Example: MOVAX, (SI+2000)

 MOVAI, (DI+3000)
- Based mode In this effective address hothe Sum of base register and displacement.

 Escample: MOV AI, [BP + 0100]
- Based Indexed displacement mode In this type of addressing mode the effective address is the Som of Index negister, base register, displacement.

 Example: MOV AI, [SI+ BP+ 2000]
- Instructions. In this oddressing mode is related to string Instructions. In this the Value of stand BI are auto Incremented and decremented depending Open the Value of directional flag.

 Rocample: MOVS B

 MOVS W
- Input /Output mode Shis addressing mode is releated with

 Input Output Operations

 Example: IN A, 45


 OUT A, 50
- Relative mode In this effedive address is Calculated with reference to bislavetion pointer.

 Bocample: INZ 8 bit address

 IP = IP + 8 bit address

 2014 124 2010 (60)

Japle and (ac



- 1) Identify the Condition which Cause the 8086 to perform type A o and type I interrupt.
- A. The starteng address for type o Intersupt is 000000H, for type 1 intersupt is 0000+H.

Type 0 - Interwept represents division by Zero Setuation.

Type 1 - Interwept represents Single-step execution during during the debugging of a program.

Part- 2

- 1. Define Bus?
- A. A bus is a high-Speed Internal Connection. Buses are Used to Send Control Signals and data between the processor and other Components. Three Egpes of bus are Osed. Address Bus, Caribu memory addresses from Such as primary storage, and input, Out devices.
- 2. state about external and Internal bus?
- A. An Internal bus enables the Communication between Internal Components, Such as a Video Card and memory. An external bus to Capable of Communicating with external peripherals, Such as USB on SCSI device.
- How would you explain two modes of Operation to 8086?

 I There are two operating modes of operation for intel 8086, namely
 the minimum mode and transmum mode when only on 8086

 CPU is to be well in a microprocessor system, the 8086

 is used in minimum mode of operation.

4. A. Distinguish the LOCK and TEST Signal?

LOCK signal will be active until the completion of ment instruct

PEST: the examined by a 'wait' instruction. If the TEST pin

God low (0), execution will continue, else the processor remains

in an idle state. The Signal must be active high () for atless;

four Clock cycles.

5.

A.

Compose the term. Multiprogramming!

Multiprogramming is a sudimentary form of pavallel processing in which

Several programs are run at same time on a uniprocess or. Instaul

the operating system executes part of one pragram, then part of

arother, and so on. To the use it appears that all programs are

executing at the same time.

part - ILA.

A.

With the operations of 1/0 pragrumming in cletail?

I/o is one of the 3 main Component of a computer system. The responsibility of I/o is to interfuse with external devices. Depending on their applications, it can be divided into 3 groups: Sensory input, Control input and class transfer.

with author of addresses from John as

Like memory components, I/o components have address and each I/o address usually consist of 8 or 16 bits of data. Since many Sensory inpot and control output signals consist of just one bit of information a single I/o address may be able to bandle mostiple input and output signals. Depending on how they are used, one bit of an I/o address may be referred to on I/o port or set of all bits at a single I/o advers may be referred to or an I/o port.

Holling

explain all the pin function of 8086 processor configured in maximum mode?

Maximum mode: -

- · In the we can connect move precessors to 8086
- * 8086 max mode is bosically for implemention of allocation of global resources and possing bus control to other coprocessor.
- · All processors execute then own program.
- global resources.
- as local or private resources.
 - · when mn/mx' = 0, 8086 works in max mode.
 - · Clock is provided by 824 clock generator.

Part - IV

A.

Define the terms A/D and D/A converter?

Analog | Depital Converter: - A device that converts Continuedly

Varying analog Signal from instruments and sensors that monitor

Conditions, Such as Sound, movement and temperature into

binary code for the computer.

2.

List the four duplay modes of 8279 ley board and display Controller.

The four major sections of 8279 are key board, scan, display and

CPU interferance. Key board section: The key board section consist of

eight return lines RLO-RL7 that can be used to form the columns

of key board matrix. It has two additional input: shift and

Control / Strobe.

9.

Name the applications of programmable interval timer? A. generate accurate time delay As an event counter Square wave generator. Rote generator. · Digital one shot. outline the different peripheral interfacing wed with 8086? Statu and dynamu memories, vador input table, interupt Service routine introduction to Dos and Blos interupts, programmable interupt Controller 8259, DMA controller 8257 interfacing with 8086 moder minoprocessor. 5. write the various mades of 8254 times? A. mode mode O. Interupt and terminal count. mode 1. Hardware retriggerable one shot. made 2. Rate generator. mode 3. Square anve generator. part - III A. Explain memory interfacing and 1/0 interfacing in detail? 4. A.

memory inter-facing ! -

when we are executing any instruction, the address of memory location or an 1/0 device is sent out by microprocessor. The corresponding memory thip or 1/0 device is selected by a decading order. Memory vequire Some Signals to read from and curite to registers and microprocessor transmits Some Signals for reading or writing data.

1/0 interfacing : -

Keyboard and duplays are used at communication channel with adside works. Therefore it is inecessary that we interfere keyboard and duplays with microprocessor. This is called to interfacing, for this type of interfacing, we use latches and buffers for interfacing the keyboards and duplays with the microprocessor.

part - IV

Will the SIR of Memory systems eyed in 8051 microcontroller?

The 8051 has a maximum of only 256 bytes of internal obots memory. This memory includes four rejister banks, the 16 bytes of bit addressable memory, the Stack and variable memory. Bank Switches upto 4 by19 of this interal day memory for every call that Switches back.

Identify the different operand types wed in 8051?

They are: -

- -) Data transfer instructions
- -) Anthmetic instructions
- -) Logical instructions
- -) Boolean or Bit manipulation instauctions.
- -) program Branching netructions

11.

- 3. Lut the counters available in 8051?
- A. 8051 has two times, Timer 0 and Timer 1. They can be used as timer of an event counters. Both timer 0 and Timer 1 are 16-bit will. Since 8051 follows an 8-bit architecture, each 16-bit is accossed by two separate registers of low-byte and high-byte.
- 4. Label the regular bank of 80517
- A. The rost missecontroller consist of four vegister banks, Such by Banko, Bank 1, Bank 2, Bank 3 which are selected by the program Status word Register. Their Register banks are present in the internal RAM memory of Bost anicrocontroller and are used to process the class when missocontroller is programmed.
- 5. Name the number of posts, that are bit addressable in 8051?

 A. 8051 microcontrollers have 4 1/0 ports each of 8 bit, which can be configured on input or output. Hence total 32 input/output pin allow the microcontroller to be connected with the periphenal devices.

part IV-A

- 1. point but the various instructions sets of 8051 mirrocontroller and describe any two in detail?
- A. the 8051 instruction set is optimized for 8-bit content applicate it has 111 instructions, they are
 - · 49 single byte instructions.
 - · 45 (wo byte instructions.
 - · 17 three byte instruction

The instruction Set is divided into four groups, they are: -

- -) Data transfer instructions
- -) Authoretic instructions.
- -) Logical instructions
- -) Call and Jump instructions.

Arithmetic Instructions:

ADD A, (Source byte) this intruition across the byte variable inclinated to the accumulator. the result is contained in the accumulator,

All the additing modes can be used for Source: - an immediate number, a segister, durat adules and indirect address.

Logical Instructions ?-

This instruction perform but wise logical AND operation between the destination and source by tp. the equit is stored at destination byte. The source and destination support four advicing modes: - iguster, direct, register - indirect and immediate addressing anodes.

A.

Outline the 1/0 poits of 8051 microcontroller in detail? pin can be configured as I for input and O for output as per logical State.

· hout / output 1/0 pin :- All the circuit within the microcontrolly must be conneited to one of its pin except Po post because it does not hove pull-up resutors built -in. Input Configuration: - It any pin of this port is configured or an input, then it aids as if it floats, ie, the input has dolimited input vesistance and in-determined potential.

Output Configuration: when the pin 1) configured as an input, then it ads as a. A. Open drain, By applying logic o to a port bit, the appropriate pin will be conveited to ground (OV); and applying logic 1, the esternal output will keep on floating.

part -v.

1. What are the type of senson well for interfacing? Some of the senions wed are:-

- IR dutance sensor.

- humidity Sensor.

- Temperature Sensor.

Thermitor

Thermo couple.

Mention the advantages of microprocessor based systems design?

· Compact size

· High speed

· Low power consumption

· portable.

· Very Reliable.

A.

List out the classifications of stepper motor.

There are 3 main types of Stepper motor. They are: -

-) permanent may net stepper.

-) ty brid synchronous stepper.

Variable reluctonce Steppes.

How to change the stepper motor direction?

To change chiedron, we need to revene the current in one Set of coil. At the moment, the two motors are connected in parallel and turn in same chiedron. Swap one of coil pair over and we will be oble to get two motors turn in opposite chiedron with same chied Signal.

Identify the features of serial port in Moch - 0?

Mode o: -

only synthronocy male.

o pata transferred on RXD clack on TXD

· Clock is fixed at 1/12 of oscillator fraquency.

part - VA.

5