

# Power dissipation



 $P = V_{\rm DD} \times I_{\rm leakage}$ 

Source



Gate


13 14

Drain


p-well

2. Dynamic

Energy should be drawn only to change the state




Contribution of new leakage currents with scaled technologies




Half of it is dissipated in the resistor and the other half is stored in capacitor

When the inverter switches back to zero, the energy stored on capacitor is also dissipated

$$P_{dynamic} = \frac{0.5C_T \times V_{DD}^2 + 0.5C_T \times V_{DD}^2}{T} = C_T \times V_{DD}^2 \times f$$



$$P_{dynamic} = \sum (0.5C_j \times V_j^2) \times f \times \alpha_j$$



$$P_{\rm dynamic} = \left(0.5C_{\rm T1} \times V_{\rm j1}^2\right) \times f \times \alpha_1 + \left(0.5C_{\rm T2} \times V_{\rm j2}^2\right) \times f \times \alpha_2$$

#### Suppose B= 1 and A switches with clock frequency


$$P_{dynamic} \cong \left(0.5C_{T1} \times V_{DD}^2\right) \times f \times 2$$

Suppose A= 1 and B switches with clock frequency


$$P_{dynamic} \cong \left(0.5C_{T1} \times V_{DD}^2\right) \times f \times 2 + \left(0.5C_{T2} \times V_{DD}^2\right) \times f \times 2$$


What about delays?


## Summary




- Noise Margins
- Area
- Delay
- Power











$$\tau_{PLH} \cong 424 \, ps; \tau_{PHL} \sim 39 \, ps$$

$$\tau_{PLH} \cong 0.693 \times R_D \times \tilde{C}_T$$

$$P_{ ext{static}} \sim rac{V_{ ext{DD}}^2}{R_{ ext{D}}}$$
  $P_{ ext{dynamic}} = C_T imes V_{ ext{DD}}^2 imes f$ 




 $m_1$ 




Make m2 depletion mode

They all have static power dissipation when output is low.

Pseudo-NMOS logic






Logic "1" is VDD and "logic "0" is GND independent of size of transistors.


There is "no" static power dissipation in the circuit


#### **CMOS Inverter**



How should we size to obtain symmetrical VTC?

### **CMOS Inverter: VTC**





Both NMOS and PMOS are in saturation region

#### CMOS Inverter: VTC

$$I_{\rm DSN} = I_{\rm SDP}$$

$$\frac{\beta_N}{2} (V_{inv} - V_{THN})^2 = \frac{\beta_P}{2} (V_{SGP} + V_{THP})^2$$

$$V_{\mathit{SGP}} = V_{\mathit{DD}} - V_{\mathit{inv}}$$

$$V_{SGP} = V_{DD} - V_{inv}$$

$$\beta_N = W_N / L_N K P_N$$

$$\beta_P = W_p / L_P K P_P$$

$$V_{INV} = \frac{V_{THN} + \frac{1}{\sqrt{\beta_R}} (V_{DD} + V_{THP})}{1 + \frac{1}{\sqrt{\beta_R}}}$$

$$\beta_{R} = \frac{\beta_{N}}{\beta_{P}} = \left(\frac{W_{N}/L_{N}}{W_{P}/L_{P}}\right) \times \left(\frac{KP_{N}}{KP_{P}}\right)$$

### CMOS Inverter: VTC


$$V_{INV} = \frac{V_{THN} + \frac{1}{\sqrt{\beta_R}}(V_{DD} + V_{THP})}{1 + \frac{1}{\sqrt{\beta_R}}}$$


$$V_{\mathit{INV}} = 0.5 V_{\mathit{DD}}$$

$$\beta_{R} = \frac{0.5V_{DD} + V_{THP}}{0.5V_{DD} - V_{THN}}$$

$$\Rightarrow \beta_R = 1$$

$$\frac{\overline{W_P/L_P}}{W_N/L_N} = \frac{KP_N}{KP_P}$$
 2.0





$$V_{IL} = 1.48V; v_{ol} = 0V$$
  
 $V_{IH} = 1.814V; v_{oh} = 3.3V$   
 $NM_H = 1.48V; NM_L = 1.48V$ 

$$\frac{NM_H}{0.5V_{DD}} = 0.9$$