P07

Radio reconfigurable

Ultracom

Revision 1.000

Date : 2021-01-13

Revision history	

Package size conversion	
Metric	*Imperial*
1005	0402
1608	0603
2012	0805
3216	1206
3225	1210
6432	2512



Design notes:
AGND and GND are connected together.
PCB NOTE: Segregate currents return between AGND and GND

Fiducials

FID1
FID 1MM

FID2
FID 1MM

FID3
FID 1MM

Mounting holes

TODO with requirements

PSU



Mouse Bites

TODO with pannel

Heat sink





Rth HS = 5.71 °C @ 100LFM
RJC = 4 °C/W
Rth interface = 0.5°C/W
http://vendor.parker.com/852568C80043FA7A/468ea5de5ac341d385257d39005641c7/1BD00D0D0B1B018C852569580073DD53/$FILE/THERMATTACH-TAPES-THERM-CAT.pdf

Project Title	P07		
Global Project	*Radio reconfigurable*		
Size: 11x17	Group: Ultracom		Revision: 1.000
Date: 2021-01-13	Sheet: 1 of 16		
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_TITLE.SchDoc		Designers: Philippe Arsenault, Louis-Daniel Gaulin	

Protections



Power LEDs



-6V to -5V



R1&R2 dimensionned to satisfy :
Vout/(R1+R2)> 5uA
R1 = R2 (Vout/Vref-1) where
Vref is -1.175

Input consumption
-330mA@-6V

Efficiency = 83%

Output consumption
-330mA@-5V

24V to 5V5



EN is pulled up ton Vin internally

Aluminium cap to be done

Input consumption
0.93A@24V

Efficiency = 85%

Output consumption
3.45A@5V5

24V to -6V



PCB notes :
A_Vout must be connected with Vout by a single point (Vout_PT). See layout reccomendation

Input consumption
110mA@24V

Efficiency = 75%

Output consumption
-330mA@-6V

5V5 to 5V



Dropout voltage is described by Rdson = 450mV/1A = 450mOhm
Used at 330mA -> Vdo = 150mV

Input consumption
330mA@5V5

Efficiency = 91%

Output consumption
330mA@5V

5V5 to 3V3D



Aluminium cap to be done

Inhibit : applying low-level = disable module. If left unconnected, Vout will be made when Vin is ok. Turbotrans changes the transient response
SmartSync synchronise the switching frequency to an external clock.. GND if unused

Input consumption
2.2A@5.5V

Efficiency = 95%

Output consumption
3.48A@3V3D

5V5 to 3V3A



SS is a soft start pin:
Time(ss) = cap(ss)*1.78 where tss = soft start time in ms and Css is in nanofarad
15nF max

If used PG pin should be connected to pullup resistor (10k to 1M) to a supply up to 5V5.

Input consumption
921mA@5V5

Efficiency = 60%

Output consumption
921mA@3V3A

Sheet Name	HIGH POWER VALUES
Project Title	P07
Global Project	*Radio reconfigurable*
Size: 11x17	Group: Ultracom
Revision: 1.000	
Date: 2021-01-13	Sheet: 2 of 16
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_HIGH_POWER.SchDoc	Designers: Philippe Arsenault, Louis-Daniel Gaulin

3V3D to 1V8



Small Copper island for thermal relief (PH pins)check layout considerations

Input consumption	Efficiency	Output consumption
388mA@3v3D	= 94%	666mA@1V8

3V3D to 1V2



Inhibit : applying low-level = disable module. If left unconnected, Vout will be made when Vin is ok. Turbotrans changes the transient response
SmartSync synchronise the switching frequency to an external clock.. GND if unused

Input consumption	Efficiency	Output consumption
1.18A@3V3D	= 92%	3A@1V2D

1V2 delay



Delay = 60ms
VTH = 3.05 - 3.15 V

Power consumption
40uA @ 3V3D
10uA @ 1V5

3V3D to 1V5



Inhibit : applying low-level = disable module. If left unconnected, Vout will be made when Vin is ok. Turbotrans changes the transient response
SmartSync synchronise the switching frequency to an external clock.. GND if unused

Input consumption	Efficiency	Output consumption
1.08A@3V3D	= 92%	2.07A@1V5D

If used PG pin should be connected to pullup resistor (10k to 1M) to a supply up to 5V5.

Only constraint of power-on sequence :
VTT (0.75V) must come after 1V5 -> 1V5 is used to make VTT
The FPGA core (1V2) must come after the flash (3V3D) -> 3V3D is used to make 1V2D
Futhermore, the PTH04T230W has a soft start feature.

DDR power delay



Delay = 60ms
VTH = 1.28-1.32 V

Power consumption
40uA @ 3V3D
10uA @ 1V5

DDR power



Input consumption	Efficiency	Output consumption
10mA @ 3V3 500mA @ 1V5	= 50%	500mA @ VTT (0V75) 10mA @ VTT_REF (0V75)

Sheet Name	LOW VALUE POWER	
Project Title	P07	
Global Project	*Radio reconfigurable*	
Size: 11x17	Group: Ultracom	Revision: 1.000
Date: 2021-01-13	Sheet: 3 of 16	
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_LOW_POWER.SchDoc	Designers: Philippe Arsenault, Louis-Daniel Gaulin	

Bank 0 - 3V3 - DAC & ADC



Current consumption

100mA @ VCCO_0 (3V3)

FPGA Bank 0 Decoupling Capacitors



Design notes:
For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA

Sheet Name	FPGA_0	
Project Title	P07	
Global Project	*Radio reconfigurable*	
Size: 11x17	Group: Ultracom	Revision: 1.000
Date: 2021-01-13	Sheet: 4 of 16	
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_FPGA_0.SchDoc	Designers: Philippe Arsenault, Louis-Daniel Gaulin	

Bank 1 - 3V3 - Unused



Current consumption
50mA @ VCCO_1 (3V3)

FPGA Bank 1 Decoupling Capacitors



Design notes:
For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA

Sheet Name	FPGA_1	
Project Title	P07	
Global Project	*Radio reconfigurable*	
Size: 11x17	Group: Ultracom	Revision: 1.000
Date: 2021-01-13	Sheet: 5 of 16	
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_FPGA_1.SchDoc	Designers: Philippe Arsenault, Louis-Daniel Gaulin	

Bank 2 - 3V3 - Ethernet



Design Note:
Configuration mode :
SPI
M[1:0] = 01

Current consumption
50mA @ VCCO_2 (3V3)

FPGA Bank 2
Decoupling Capacitors



For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA

BTNs



Temperature sensors



Current consumption
0.7mA @ VCCO_2 (3V3)

Design notes - Buttons
- Debounce time 100-500ms

Configuration FLASH



Current consumption
25mA @ VCCO_2 (3V3)

Design Note:
FPGA/FLASH power sequence:
FLASH must ready to operate when FPGA starts programing
- FLASH delays:
  - Read : 20us after VCCmin (2V7)
  - Write : 5ms after VWI (1V to 2V)
- FPGA delay :
  - Tpor : 5ms
  - VCCINT : 60ms

Design Note:
A series resistor should be considered for the datapath from the flash to the FPGA to minimize overshoot. The proper resistor value can be determined from simulation.

Design Note:
CCLK teminate with:
2x Zo = 2x50Ohm = 100Ohm to VCC and GND

LEDs



Current consumption
32mA @ VCCO_2 (3V3)

Sheet Name	FPGA_2
Project Title	P07
Global Project	*Radio reconfigurable*
Size: 11x17 / Group: Ultracom / Revision: 1.000	
Date: 2021-01-13 / Sheet: 6 of 16	
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_FPGA_2.SchDoc	Designers: Philippe Arsenault, Louis-Daniel Gaulin

Bank 3 - 1V5 - DRAM



FPGA Bank 3 Decoupling Capacitors



Design notes:
For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA

Sheet Name	FPGA_3	
Project Title	P07	
Global Project	*Radio reconfigurable*	
Size: 11x17	Group: Ultracom	Revision: 1.000
Date: 2021-01-13	Sheet: 7 of 16	
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_FPGA_3.SchDoc	Designers: Philippe Arsenault, Louis-Daniel Gaulin	

Bank 4 - 1V8



Current consumption

50mA @ VCCO_4 (1V8)

FPGA Bank 4 Decoupling Capacitors



Design notes:
For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA

Bank 5 - 3V3 (Unused)

Current consumption

50mA @ VCCO_5 (3V3)

FPGA Bank 5 Decoupling Capacitors



Design notes:
For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA

Sheet Name	FPGA_4	
Project Title	P07	
Global Project	*Radio reconfigurable*	
Size: 11x17	Group: Ultracom	Revision: 1.000
Date: 2021-01-13	Sheet: 8 of 16	
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_FPGA_4-5.SchDoc	Designers: Philippe Arsenault, Louis-Daniel Gaulin	

FPGA Power Parts



Current consumption
3A @ VCCINT (1V2)
250mA @ VCCAUX (3V3)

FPGA Decoupling Capacitors



Design notes:
For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA



Sheet Name	FPGA_MISC	
Project Title	P07	
Global Project	*Radio reconfigurable*	
Size: 11x17	Group: Ultracom	Revision: 1.000
Date: 2021-01-13	Sheet: 9 of 16	
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_FPGA_MISC.SchDoc	Designers: Philippe Arsenault, Louis-Daniel Gaulin	

Clock power













Design Note:
- X5R or X7R are required for VBB, REG_CAP1 & RAG_CAP2
- VCC_AUX is not used and can be left unconnected
- Decoupling reference :
https://www.ti.com/lit/an/scaa096/scaa096.pdf?ts=1612186266989 +
https://www.ti.com/lit/ug/scau024/scau024.pdf?ts=1612185556858

Design Note power (W):
- Input circuit = 0.25
- PLL + VCO = 0.5
- Output divider = 1*0.6 + 2*0.18
- Output driver = 3*0.076
Total = 1.4W = 0.43A

Current consumption
CDCE62 : 430 mA @ 3V3
SI590 : 100 mA @ 3V3

Clock IN/OUT + SPI





PCB notes:
- Place crystal as close as possible to CDCE6200

Design Notes 590BD-BDG:
- OE is internally pulled high with a 17kOhm resistor
- VCM = 1.2V
- Rise time = 350ps

Design Notes PRI_REF config:
- Config matrix: [5.7 5.1 5.0 5.8 5.9 5.6]
[1 1 1 0 0 1]
- > Hysteresis, LVDS, DC coupling, Internal term , Vbb = 1.2V
- Internally terminated, no external needed
- [6.25 6.24] = [X 0] to disable AUX_OUT

Design Notes:
- Unused outputs should be disabled
- Parameter values:
Output before devider : 400MHz
OD0 = 1, OD1 = 2, OD2 = 4
R=1, I=5, F=16, P=5 (PFD in=25 MHz, Prescaler in=2GHz)
- For use with ADC, see section 8.4.3.1 to minimize SNR (jitter)

Design Note:
- REF_SEL ([1] = PRI ; [0] = SEC) is internally pulled up (150kOhm)
- SYNC# is internally pulled up (150kOhm)
- PWRDN# is internally pulled up (150kOhm)
- SPI_LE must be high to load the EEPROM during rising edge of PWRDN#



The PLL external loop bandwith set is reccomended for dirty clock. The clock we use is concidered as clean enough and components are not installed normally

Sheet Name	CLOCK
Project Title	P07
Global Project	*Radio reconfigurable*
Size	11x17
Group	Ultracom
Revision	1.000
Date	2021-01-13
Sheet	10 of 16
Filename	S7CAS-PLEIADES-CARTE-MERE_P07_CLOCK.SchDoc
Designers	Philippe Arsenault Louis-Daniel Gaulin



Design Note:
- Clock termination : 800MHz
CLK_P - 40Ohm - CAP to GND - 40Ohm - CLK_N
- Cap value:
Minimal impedance 0.2Ohm@ f = 814MHz
Value = 100pF
Ref:GRM1555C2A101JA01, murata sim

VTT must come after VDDQ

VTT transient current can be as high as ±3.5A during heavy activity on the DQ and address buses. This transient current averages 0A, but can be somewhat random in nature, depending upon address/data patterns.

Questions:
- Decouplage overkill ou pas
- Séparer GND
-Est-ce que le VTT_REF de la DDR a besoin d'avoir un ground analogique afin d'être stable? Et, question complémentaire, est-ce que le fait d'avoir un ground plus analogique (plus filtré, connecté aux circuits analogiques seulement) est une bonne idée?

- Dans la fiche de la DDR il est mentionné que les VTT Island devrait avoir un bulk cap de 100uF, Est-ce que nos condos sur le TPS51200 (3*10uF) et des plus petits plus proche de la DDR (3*10nF et 3* 470p) sont suffisant?

Sheet Name	DDR
Project Title	P07
Global Project	*Radio reconfigurable*
Size	11x17
Group	Ultracom
Revision	1.000
Date	2021-01-13
Sheet	11 of 16
Filename	S7CAS-PLEIADES-CARTE-MERE_P07_DDR.SchDoc
Designers	Philippe Arsenault Louis-Daniel Gaulin



Sheet Name	USB		
Project Title	P07		
Global Project	*Radio reconfigurable*		
Size: 11x17	Group: Ultracom		Revision: 1.000
Date: 2021-01-13	Sheet: 12 of 16		
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_USB.SchDoc		Designers: Philippe Arsenault, Louis-Daniel Gaulin	

Motor driver

Design notes - DRV8811:
- VCC = 3 to 5.5V
- No decay mode specified. Mixed decay chosen (0.21*VCC< DECAY < 0.6*VCC) with common application values.
- RESET# & ENA# are internally pulled high
- All other inputs aure pulled low
- MOT_HOME's logic levels could be incorrect for 3V3LVCMOS. It is therefore inverted and redriven

Design notes DRV8811 - ISENSE:
Current (per winding) = 1.9A
1.9A = Vref / (8*Rsense)
Rsense = 1.65V/(8 * 1.9A) = 108mOhm
Rsense actual = 110mOhm
Imax actual = 1.875A



Current consumption
8mA @ VMOT (24V)
4mA @ VCC (3V3)

Drive power output + bulk capacitors



PCB notes:
Keep high current traces away from sensible nodes

Current consumption
3.8A @ VMOT (24V)

VDD needed
24V
3V3D

Sheet Name	MOT	
Project Title	P07	
Global Project	*Radio reconfigurable*	
Size: 11x17	Group: Ultracom	Revision: 1.000
Date: 2021-01-13	Sheet: 13 of 16	
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_MOT.SchDoc	Designers: Philippe Arsenault, Louis-Daniel Gaulin	

Ethernet PHY, MAG & RJ-45

Design notes - KZ8091
- MDC is Internal Pull-up
- For interrupt (when active low) and PME, requires external 1.0k pullup to DVDD (pin21)
- Strap states were skipped becaus the FPGA can use the rigth states and reset the device. For strap options, see table 2-2 on page 9 of the datasheet

Recommended reset circuit (p.6 DS)

Design note - decoupling:
- 22uF + 100nF for VDDA + VDDIO
- 2.2uF + 100nF for VDD_1
- Ferrite from dev kit

PCB notes : Place termination resistor as close as possible to chip output

Decision : VDDIO 3V3 -> Easier to route (Same bank). Uses 12 mW less power in 2V5 and 20mW less power in 1V8.

PCB notes : GND and GND_ETH must be separeted with as much space as possible, ensuring 1.5KV of isolation

GND | GND_ETH — 1.5 KV

GND_ETH | GND — 1.5 KV

U15 KSZ8091MNXCA

T1 H1102NLT

J3 RJHSE-5385

50-OHM

FPGA output 50OHM

Diff terminated internally p.4 Datasheet

Design note - ASDMB-25.000MHZ
- Datasheet recommends 10nF between pin 2 and 4
- If standby pull high, osc active
if standy pull low osc inactive

XO is NC if external clock is used. 25Mhz de clock Crystal 25MHz 50 ppm is used

Current consumption

PHY chip
34 mA @ VDD (3V3)
13 mA @ VDDIO (3V3)
Osc 25MHz
15mA @ VDD (3V3)

Total
49mA @ VDD (3V3)
13 mA @ VDDIO (3V3)

VDD needed

FIGURE 8-2: RECOMMENDED RESET CIRCUIT FOR CPU/FPGA RESET OUTPUT



Sheet Name	ETH
Project Title	P07
Global Project	*Radio reconfigurable*
Size	11x17
Group	Ultracom
Revision	1.000
Date	2021-01-13
Sheet	14 of 16
Filename	S7CAS-PLEIADES-CARTE-MERE_P07_ETH.SchDoc
Designers	Philippe Arsenault Louis-Daniel Gaulin

OP AMP + Filter + ADC Input

TVS capacitane: 1pF

J4
5-1814400-1
SE_50_OHM
SMA
RA

J5
5-1814400-1
SE_50_OHM
SMA
RA

D8 TPD1E1B04DPYR
D9 TPD1E1B04DPYR

R118 56R2 1% 0402
R126 56R2 1% 0402

RG1 348R 1% 0402
RG2 348R 1% 0402
R119 348R 1% 0402
R127 348R 1% 0402

RF1 357R 1% 0402
RF2 357R 1% 0402
R122 357R 1% 0402
R130 357R 1% 0402

U17A
ADA4927-2YCPZ-R2
PD1
-FB1
+IN1
-IN1
+FB1
+VS1
+VS1
VOCM1
-OUT1
+OUT1
-VS1
-VS1

U17B
ADA4927-2YCPZ-R2
PD2
-FB2
+IN2
-IN2
+FB2
+VS2
+VS2
VOCM2
-OUT2
+OUT2
-VS2
-VS2

C188 100nF 50V 0402
C191 1nF 50V 0402
C189 100nF 50V 0402
C192 1nF 50V 0402
C190 100nF 50V 0402
C193 1nF 50V 0402
C195 100nF 50V 0402
C196 1nF 50V 0402

C201 100nF 50V 0402
C204 1nF 50V 0402
C202 100nF 50V 0402
C205 1nF 50V 0402
C203 100nF 50V 0402
C206 1nF 50V 0402
C208 100nF 50V 0402
C209 1nF 50V 0402

5V
-5V
VCM_ADC
GND

ADCIN_A_N
ADCIN_A_P
ADCIN_B_N
ADCIN_B_P

R115 50R 1% 0402
R120 50R 1% 0402
R123 50R 1% 0402
R128 50R 1% 0402

L7 220nH 5% 0402
L8 220nH 5% 0402
L9 220nH 5% 0402
L10 220nH 5% 0402

C194 39pF 50V 0402
C207 39pF 50V 0402

R117 100R 1% 0402
R125 100R 1% 0402

R116 15R 1% 0402
R121 15R 1% 0402
R124 15R 1% 0402
R129 15R 1% 0402

Design note - Decoupling
- Per net input(eg. VS1, VS2): 100nF and 1nF recommended by datasheet
- Per supply (eg. VSx): 10uF tantalum reccomended by datasheet

C197 10uF 25V 2917
C198 10uF 25V 2917
C199 10uF 25V 2917
C200 10uF 25V 2917

Bulk decoupling capacitor for ADA4927

PCB notes :
Place TVs diodes as close as possible to the connector
Place ADA4927 feedback and termination resistors as close as possible to the chip

Verify matched length rule for ADC output
It is the first time I try it

DAC matched length

U16A
ADS62P48IRGCT
INP_A
INM_A
ADC
DA0P DA0M
DA2P DA2M
DA4P DA4M
DA6P DA6M
DA8P DA8M
DA10P DA10M
DA12P DA12M
DA0_P DA0_N
DA2_P DA2_N
DA4_P DA4_N
DA6_P DA6_N
DA8_P DA8_N
DA10_P DA10_N
DA12_P DA12_N

U16B
ADS62P48IRGCT
INP_B
INM_B
ADC
DB0P DB0M
DB2P DB2M
DB4P DB4M
DB6P DB6M
DB8P DB8M
DB10P DB10M
DB12P DB12M
DB0_P DB0_N
DB2_P DB2_N
DB4_P DB4_N
DB6_P DB6_N
DB8_P DB8_N
DB10_P DB10_N
DB12_P DB12_N

PCB note:
Ground plane must be removed under RG&RF (-FB, +IN) see datasheet p.23

Pas oublier le 100Ohm à la FPGA

Design note - filter ref:
https://www.ti.com/lit/an/slwa053b/slwa053b.pdf?ts=1611374664037&ref_url=https%253A%252F%252Fwww.google.com%252F
page 2

2nd Order Butterworth Lowpass
Cutoff Frequency = 45.00 MHz
RS 50.00 Ω
L1 240.0 nH
C2 100.00 pF
RL 50.00 Ω
rf-tools.com | Jan 29, 2021

Figure 54. Terminated Single-Ended-to-Differential System with G = 1

ADC FPGA comm

U16C
ADS62P48IRGCT
CLK_200MHz_P
CLK_200MHz_N
C210 100nF 50V 0402
C211 100nF 50V 0402
R131 100R 1% 0402
ADC_CLKIN_DIR_P
ADC_CLKIN_DIR_N
CLKP
CLKM
CLKOUTP
CLKOUTM
ADC_CLKOUT_P
ADC_CLKOUT_N
DAC matched length
ADC_RESET
ADC_SCLK
ADC_SEN
ADC_SDATA
RESET
SCLK
SEN
SDATA
SDOUT
R132 33R 1% 0402
ADC_SDOUT
ADC_CTRL1
ADC_CTRL2
ADC_CTRL3
CTRL1
CTRL2
CTRL3
VCM_ADC
CM
NC

Verify matched length rule for ADC output
It is the first time I try it

ADC power

3V3A
1V8
U16D
ADS62P48IRGCT
AVDD
DRVDD
AGND
DRGND
PAD
C212 10uF 10V 0805
C213 100nF 16V 0402
C214 100nF 16V 0402
C215 10nF 50V 0402
C216 10nF 50V 0402
C217 10nF 50V 0402
C218 10nF 50V 0402
C219 10nF 50V 0402
C220 10nF 50V 0402
C221 10uF 10V 0805

VDD needed
5V 3V3A 1V8 -5V

Current consumption
320mA @ AVDD (3V3)
165mA @ DRVDD (1V8)
110mA @ 5V

Questions :
- Gain vs filtre

Sheet Name	ADC		
Project Title	P07		
Global Project	*Radio reconfigurable*		
Size: 11x17	Group: Ultracom		Revision: 1.000
Date: 2021-01-13	Sheet: 15 of 16		
Filename: S7CAS-PLEIADES-CARTE-MERE_P07_ADC.SchDoc		Designers: Philippe Arsenault, Louis-Daniel Gaulin	

DAC output + filter + OP AMP



DAC FPGA comm



DAC power



Sheet Name	DAC
Project Title	P07
Global Project	*Radio reconfigurable*
Size	11x17
Group	Ultracom
Revision	1.000
Date	2021-01-13
Sheet	16 of 16
Filename	S7CAS-PLEIADES-CARTE-MERE_P07_DAC.SchDoc
Designers	Philippe Arsenault Louis-Daniel Gaulin