

P07

Radio reconfigurable

Ultracom

Revision 1.000

Date : 2021-01-13


Fiducials



Mounting holes

TODO with requirements


PSU



Mouse Bites

TODO with pannel


Heat sink



Rth HS = 5.71 °C @ 100LFM
RJC = 4 °C/W
Rth interface = 0.5°C/W
[http://vendor.parker.com/852568C80043FA7A/468ea5de5ac341d385257d39005641c7/1BD00D0D0B1B018C852569580073DD53/\\$FILE/THERMATTA-CH-TAPES-THERM-CAT.pdf](http://vendor.parker.com/852568C80043FA7A/468ea5de5ac341d385257d39005641c7/1BD00D0D0B1B018C852569580073DD53/$FILE/THERMATTA-CH-TAPES-THERM-CAT.pdf)

Revision history


Package size conversion	
Metric	Imperial
1005	0402
1608	0603
2012	0805
3216	1206
3225	1210
6432	2512



Project Title			P07		
Global Project			Radio reconfigurable		
Size	11x17		Group	Ultracom	
			Revision	1.000	
Date	2021-01-13		Sheet	1 of 16	
Filename	S7CAS-PLEIADES-CARTE-MERE_P07_TITLE.SchDoc		Designers	Philippe Arsenault Louis-Daniel Gaulin	


1

Protections




2

Power LEDs




3

-6V to -5V



4


24V to 5V5



Input consumption 0.93A@24V Efficiency = 85% Output consumption 3.45A@5V5

5

24V to -6V



Input consumption 110mA@24V Efficiency = 75% Output consumption -330mA@-6V


Input consumption -330mA@-6V

Efficiency = 83%

Output consumption -330mA@-5V

6


5V5 to 5V



Input consumption 330mA@5V5 Efficiency = 91% Output consumption 330mA@5V

7


5V5 to 3V3D



Input consumption 2.2A@5.5V Efficiency = 95% Output consumption 3.48A@3V3D

8


5V5 to 3V3A



Input consumption 921mA@5V5 Efficiency = 60% Output consumption 921mA@3V3A


Sheet Name			HIGH POWER VALUES		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	11x17	Group	Ultracom		Revision 1.000
Date	2021-01-13		Sheet 2	of 16	
Filename		S7CAS-PLEIADES-CARTE-MERE_P07_HIGH_POWER.SchDoc		Designers Philippe Arsenault Louis-Daniel Gaulin	

3V3D to 1V8




Input consumption 388mA@3V3D Efficiency = 94% Output consumption 666mA@1V8

3V3D to 1V2




Input consumption 1.18A@3V3D Efficiency = 92% Output consumption 3A@1V2D

3V3D to 1V5




Input consumption 1.08A@3V3D Efficiency = 92% Output consumption 2.07A@1V5D

1V2 delay




Delay = 60ms VTH = 3.05 - 3.15 V Power consumption 40uA @ 3V3D 10uA @ 1V5

DDR power delay



Power consumption 40uA @ 3V3D 10uA @ 1V5

DDR power



Input consumption 10mA @ 3V3 500mA @ 1V5 Efficiency = 50% Output consumption 500mA @ VTT (0V75) 10mA @ VTT_REF (0V75)

If used PG pin should be connected to pullup resistor (10k to 1M) to a supply up to 5V5.

Only constraint of power-on sequence : VTT (0.75V) must come after 1V5 -> 1V5 is used to make VTT The FPGA core (1V2) must come after the flash (3V3D) -> 3V3D is used to make 1V2D Furthermore, the PTH04T230W has a soft start feature.

Sheet Name			LOW VALUE POWER		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group			Revision	
11x17	Ultracom			1.000	
Date	2021-01-13		Sheet	3	of 16
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P07_LOW_POWER.SchDoc				Philippe Arsenault Louis-Daniel Gaulin	

[illegible]

FPGA Bank 0 Decoupling Capacitors

3V3D

C26 100uF 6V3 1210

C27 4.7uF 6V3 0805

C28 470nF 6V3 0402

C29 470nF 6V3 0402


C30 470nF 6V3 0402

GND

Design notes:
For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA


Sheet Name				FPGA_0			
Project Title				P07			
Global Project				Radio reconfigurable			
Size		Group			Revision		
11x17		Ultracom			1.000		
Date			Sheet		of		
2021-01-13			4		16		
Filename					Designers		
S7CAS-PLIADES-CARTE-MERE_P07_FPGA_0.SchDoc					Philippe Arsenault Louis-Daniel Gaulin		

Bank 1 - 3V3 - Unused



Current consumption
50mA @ VCCO_1 (3V3)



FPGA Bank 1 Decoupling Capacitors



Design notes:
For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA


Sheet Name			FPGA_1		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group			Revision	
11x17	Ultracom			1.000	
Date		Sheet		of	
2021-01-13		5		16	
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P07_FPGA_1.SchDoc				Philippe Arsenault Louis-Daniel Gaulin	

Bank 2 - 3V3 - Ethernet


FPGA Bank 2
Decoupling Capacitors

For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA

Temperature sensors




BTNs



Design notes - Buttons
- Debounce time 100-500ms

Configuration FLASH




Design Note:
FPGA/FLASH power sequence:
FLASH must ready to operate when FPGA starts
programming
- FLASH delays:
- Read : 20us after VCCmin (2V7)
- Write : 5ms after VWI (1V to 2V)
- FPGA delay :
- Tpor : 5ms
- VCCINT : 60ms

Design Note:
A series resistor should be considered for the datapath
from the flash to the FPGA to minimize overshoot. The
proper resistor value can be determined from simulation.


Design Note:
CCLK terminate with:
 $2 \times Z_o = 2 \times 50\Omega = 100\Omega$ to VCC and GND

LEDs




Sheet Name			FPGA_2		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group		Revision		
11x17	Ultracom		1.000		
Date		Sheet		of	
2021-01-13		6		16	
Filename			Designers		
S7CAS-PLEIADES-CARTE-MERE_P07_FPGA_2.SchDoc			Philippe Arsenault Louis-Daniel Gaulin		

Bank 3 - 1V5 - DRAM




FPGA Bank 3 Decoupling Capacitors




Sheet Name			FPGA_3		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group			Revision	
11x17	Ultracom			1.000	
Date	2021-01-13		Sheet	7	of 16
Filename				Designers	
S7CAS-PLIEADES-CARTE-MERE_P07_FPGA_3.SchDoc				Philippe Arsenault Louis-Daniel Gaulin	

Bank 4 - 1V8




Current consumption
50mA @ VCCO_4 (1V8)

FPGA Bank 4 Decoupling Capacitors




Design notes:
For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA

Bank 5 - 3V3 (Unused)



Current consumption
50mA @ VCCO_5 (3V3)


FPGA Bank 5 Decoupling Capacitors



Design notes:
For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA


Sheet Name			FPGA_4		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group			Revision	
11x17	Ultracom			1.000	
Date		2021-01-13		Sheet	8 of 16
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P07_FPGA_4-5.SchDoc				Philippe Arsenault Louis-Daniel Gaulin	

FPGA Power Parts




Current consumption
3A @ VCCINT (1V2)
250mA @ VCCAUX (3V3)

FPGA Decoupling Capacitors





Design notes:
For all caps :
Take X5R or X7R quality.
ESL ranges 10 mOhm to 60mOhm
Smaller values closer to FPGA



Sheet Name			FPGA_MISC		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group			Revision	
11x17	Ultracom			1.000	
Date	2021-01-13		Sheet	9	of 16
Filename				Designers	
S7CAS-PLIADES-CARTE-MERE_P07_FPGA_MISC.SchDoc				Philippe Arsenault Louis-Daniel Gaulin	

Clock power



Design Note:


- X5R or X7R are required for VBB, REG_CAP1 & RAG_CAP2
- VCC_AUX is not used and can be left unconnected
- Decoupling reference : <https://www.ti.com/lit/an/scaa096/scaa096.pdf?ts=1612186266989> + <https://www.ti.com/lit/ug/scau024/scau024.pdf?ts=1612185556858>

Design Note power (W):

- Input circuit = 0.25
- PLL + VCO = 0.5
- Output divider = $1 \times 0.6 + 2 \times 0.18$
- Output driver = 3×0.076
- Total = 1.4W = 0.43A

Current consumption
CDCE62 : 430 mA @ 3V3
SI590 : 100 mA @ 3V3

Clock IN/OUT + SPI



Design Notes 590BD-BDG:

- OE is internally pulled high with a 17kOhm resistor
- VCM = 1.2V
- Rise time = 350ps

Design Notes PRI_REF config:

- Config matrix: $\begin{bmatrix} 5.7 & 5.1 & 5.0 & 5.8 & 5.9 & 5.6 \\ 1 & 1 & 1 & 0 & 0 & 1 \end{bmatrix}$
- > Hysteresis, LVDS, DC coupling, Internal term, Vbb = 1.2V
- Internally terminated, no external needed
- $[6.25 \ 6.24] = [X \ 0]$ to disable AUX_OUT

Design Note:

- REF_SEL ([1] = PRI ; [0] = SEC) is internally pulled up (150kOhm)
- SYNC# is internally pulled up (150kOhm)
- PWRDN# is internally pulled up (150kOhm)
- SPI_LE must be high to load the EEPROM during rising edge of PWRDN#

PCB notes:


- Place crystal as close as possible to CDCE6200

Design Notes:

- Unused outputs should be disabled
- Parameter values:
Output before divider : 400MHz
OD0 = 1, OD1 = 2, OD2 = 4
R=1, I=5, F=16, P=5 (PFD in=25 MHz, Prescaler in=2GHz)
- For use with ADC, see section 8.4.3.1 to minimize SNR (jitter)

The PLL external loop bandwidth set is recommended for dirty clock. The clock we use is considered as clean enough and components are not installed normally

Sheet Name			CLOCK		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group	Revision			
11x17	Ultracom	1.000			
Date	2021-01-13	Sheet	10	of	16
Filename		Designers			
S7CAS-PLEIADES-CARTE-MERE_P07_CLOCK.SchDoc		Philippe Arsenault Louis-Daniel Gaulin			




Design Note:
- Clock termination : 800MHz
CLK_P - 400hm - CAP to GND - 400hm - CLK_N
- Cap value:
Minimal impedance 0.20hm@ f = 814MHz
Value = 100pF
Ref:GRM1555C2A101JA01, murata sim

VTT must come after VDDQ

VTT transient current can be as high as ±3.5A during heavy activity on the DQ and address buses. This transient current averages 0A, but can be somewhat random in nature, depending upon address/data patterns.

Sheet Name		DDR	
Project Title		P07	
Global Project		Radio reconfigurable	
Size	Group	Revision	
11x17	Ultracom	1.000	
Date	2021-01-13	Sheet	11 of 16
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P07_DDR.SchDoc		Philippe Arsenault Louis-Daniel Gaulin	



Sheet Name			USB		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group			Revision	
11x17	Ultracom			1.000	
Date	2021-01-13	Sheet	12	of	16
Filename		S7CAS-PLEIADES-CARTE-MERE_P07_USB.SchDoc		Designers	
				Philippe Arsenault Louis-Daniel Gaulin	

Motor driver

Design notes - DRV8811:

- VCC = 3 to 5.5V
- No decay mode specified. Mixed decay chosen ($0.21 \cdot VCC < DECA Y < 0.6 \cdot VCC$) with common application values.
- RESET# & ENA# are internally pulled high
- All other inputs are pulled low
- MOT_HOME's logic levels could be incorrect for 3V3LVCMOS. It is therefore inverted and redriven

Design notes DRV8811 - ISENSE:


Current (per winding) = 1.9A

$1.9A = V_{ref} / (8 \cdot R_{sense})$

$R_{sense} = 1.65V / (8 \cdot 1.9A) = 108m\Omega$

$R_{sense\ actual} = 110m\Omega$

$I_{max\ actual} = 1.875A$




Current consumption

8mA @ VMOT (24V)

4mA @ VCC (3V3)

Drive power output + bulk capacitors



Current consumption

3.8A @ VMOT (24V)

VDD needed



Sheet Name			MOT		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group	Revision			
11x17	Ultracom	1.000			
Date	2021-01-13	Sheet	13	of	16
Filename		Designers			
S7CAS-PLEIADES-CARTE-MERE_P07_MOT.SchDoc		Philippe Arsenault Louis-Daniel Gaulin			

Ethernet PHY, MAG & RJ-45

Design notes - KZ8091
- MDC is Internal Pull-up
- For interrupt (when active low) and PME, requires external 1.0k pullup to DVDD (pin21)
- Strap states were skipped because the FPGA can use the right states and reset the device. For strap options, see table 2-2 on page 9 of the datasheet

Recommended reset circuit (p.6 DS)


PCB notes :
Place termination resistor as close as possible to chip output

Design note - decoupling:
- 22uF + 100nF for VDDA + VDDIO
- 2.2uF + 100nF for VDD_1
- Ferrite from dev kit

Decision : VDDIO 3V3 -> Easier to route (Same bank). Uses 12 mW less power in 2V5 and 20mW less power in 1V8.

PCB notes :
GND and GND_ETH must be separated with as much space as possible, ensuring 1.5KV of isolation

1.5 KV



Design note - ASDMB-25.000MHZ
- Datasheet recommends 10nF between pin 2 and 4
- If standby pull high, osc active if standby pull low osc inactive

XO is NC if external clock is used. 25Mhz de clock Crystal 25MHz 50 ppm is used

Diff terminated internally p.4 Datasheet

Current consumption

PHY chip

34 mA @ VDD (3V3)

13 mA @ VDDIO (3V3)

Osc 25MHz

15mA @ VDD (3V3)

Total


49mA @ VDD (3V3)

13 mA @ VDDIO (3V3)

VDD needed



3V3D

3V3A




Sheet Name			ETH		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group			Revision	
11x17	Ultracom			1.000	
Date		2021-01-13		Sheet	14 of 16
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P07_ETH.SchDoc				Philippe Arsenault Louis-Daniel Gaulin	

OP AMP + Filter + ADC Input




ADC power




Sheet Name			ADC		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group			Revision	
11x17	Ultracom			1.000	
Date		2021-01-13		Sheet	15 of 16
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P07_ADC.SchDoc				Philippe Arsenault Louis-Daniel Gaulin	


DAC output + filter + OP AMP



DAC FPGA comm



DAC power



Sheet Name			DAC		
Project Title			P07		
Global Project			Radio reconfigurable		
Size	Group			Revision	
11x17	Ultracom			1.000	
Date	2021-01-13		Sheet	16	of 16
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P07_DAC.SchDoc				Philippe Arsenault Louis-Daniel Gaulin	