
### Hazard Detecting and Forwarding Logic




#### **RAW Hazard Detection**

- Current instruction is being decoded in the Decode stage
- Previous instruction is in the Execute stage
- Second previous instruction is in the Memory stage
- Third previous instruction is in the Write Back stage

```
If          ((Rs != 0) and (Rs == Rd2) and (EX.RegWr))          ForwardA = 1
Else if ((Rs != 0) and (Rs == Rd3) and (MEM.RegWr))          ForwardA = 2
Else if ((Rs != 0) and (Rs == Rd4) and (WB.RegWr))          ForwardA = 3
Else          ForwardA = 0

If           ((Rt != 0) and (Rt == Rd2) and (EX.RegWr))          ForwardB = 1
Else if ((Rt != 0) and (Rt == Rd3) and (MEM.RegWr))          ForwardB = 2
Else if ((Rt != 0) and (Rt == Rd4) and (WB.RegWr))          ForwardB = 3
Else           ForwardB = 0
```


# Hazard Detecting and Forwarding Logic




Condition for stalling the pipeline

```
if ((EX.MemRd == 1) // Detect Load in EX stage
and (ForwardA==1 or ForwardB==1)) Stall // RAW Hazard
```

# Pipelined Jump and Branch



## PC Control for Pipelined Jump and Branch



Pipelined Processor Design

COE 301 / ICS 233 – Computer Organization

© Muhamed Mudawar – slide 41

Переписав ядро за схемами, які були на слайдах. Виправив обробку файлу інструкцій, тепер можна зразу копіювати інструкції в двійковій системі з марсу та завантажувати їх в ядро. Додав ще

одну команду (bne), для реалізації конвеєру додав регістр, для реалізації обробки збоїв додав hazardDetect.


```
1 addiu $t1, $zero, 5
2 addiu $t2, $zero, 11
3 add $t3, $t1, $t2
4 loop:
5 lw $t4, ($t1)
6 add $t0, $t0, $t4
7 addiu $t1, $t1, 1
8 bne $t1, $t3, loop
9 nop
10 sw $t0, ($t1)
```

#### Тестовий код

```
1 001001_00000_01001_00000_00000_000101 //addiu 5 -> 9reg
2 001001_00000_01010_00000_00000_001011 //addiu 11 -> 10reg
3 000000_01001_01010_01011_000000_100000 //add 9reg+10reg -> 11reg
4 100011_01001_01100_00000_000000_000000 //lw 12reg <- addr(9reg) DATA_HAZARD
5 000000_01000_01100_01000_000000_100000 //add 8reg+12reg -> 8 reg
6 001001_01001_01001_00000_00000_000001 //addiu 9reg = 9reg+1
7 000101_01001_01011_11111_11111_111100 //bne 9reg != 11reg -> addr CONTROL_HAZARD
8 000000_00000_00000_00000_000000_000000 //nop
9 101011_01001_01000_00000_000000_000000 //sw 8reg -> addr(9reg)
```

<del></del>	l'isgs		,		
/testbench/core_tb/i_clk	St0				
/testbench/core_tb/i_rst_n_registers	St1				
/testbench/core_tb/o_MUX_NextPC_to_PC	000000000000000000000000000000000000000	00 100000000000000000000000000000000	10000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
/testbench/core_tb/out_pc	00000008	00 100000008	10000000c	00000010	00000014
	00100100000010	00 100100100000010100000000000001011	100000001001010100101100000100000	100011010010110000000000000000000	000000010000110001000000
/testbench/core_tb/o_ForwardA	00	00	I 10	11	00
★ /testbench/core_tb/o_ForwardB	00	00	[01	400	01

DATA\_HAZARD



CONTROL\_HAZARD

Forward заєм