


Hazard Detecting and Forwarding Logic




RAW Hazard Detection

- ❖ Current instruction is being decoded in the **Decode** stage
- ❖ Previous instruction is in the **Execute** stage
- ❖ Second previous instruction is in the **Memory** stage
- ❖ Third previous instruction is in the **Write Back** stage

```
If      ((Rs != 0) and (Rs == Rd2) and (EX.RegWr)) ForwardA = 1
Else if ((Rs != 0) and (Rs == Rd3) and (MEM.RegWr)) ForwardA = 2
Else if ((Rs != 0) and (Rs == Rd4) and (WB.RegWr)) ForwardA = 3
Else    ForwardA = 0
```

```
If      ((Rt != 0) and (Rt == Rd2) and (EX.RegWr)) ForwardB = 1
Else if ((Rt != 0) and (Rt == Rd3) and (MEM.RegWr)) ForwardB = 2
Else if ((Rt != 0) and (Rt == Rd4) and (WB.RegWr)) ForwardB = 3
Else    ForwardB = 0
```

Hazard Detecting and Forwarding Logic




❖ Condition for stalling the pipeline

if ((EX.MemRd == 1) // Detect Load in EX stage

and (ForwardA==1 or ForwardB==1)) Stall // RAW Hazard

Pipelined Jump and Branch



PC Control for Pipelined Jump and Branch

```

if ((BEQ && Zero) || (BNE && !Zero))
    { Jmp=0; Br=1; Kill1=1; Kill2=1; }
else if (J)
    { Jmp=1; Br=0; Kill1=1; Kill2=0; }
else
    { Jmp=0; Br=0; Kill1=0; Kill2=0; }
    
```


$$Br = ((BEQ \cdot Zero) + (BNE \cdot \overline{Zero}))$$

$$Jmp = J \cdot Br$$

$$Kill1 = J + Br$$

$$Kill2 = Br$$

$$PCSrc = \{ Br, Jmp \} \quad // 0, 1, \text{ or } 2$$




Переписав ядро за схемами, які були на слайдах. Виправив обробку файлу інструкцій, тепер можна зразу копіювати інструкції в двійковій системі з марсу та завантажувати їх в ядро. Додав ще

одну команду (bne), для реалізації конвеєру додав регістр, для реалізації обробки збоїв додав hazardDetect.


```
1    addiu $t1, $zero, 5
2    addiu $t2, $zero, 11
3    add $t3, $t1, $t2
4    loop:
5    lw $t4, ($t1)
6    add $t0, $t0, $t4
7    addiu $t1, $t1, 1
8    bne $t1, $t3, loop
9    nop
10   sw $t0, ($t1)
```

Тестовий код

```
1 001001 00000 01001 00000 00000 000101 //addiu 5 -> 9reg
2 001001 00000 01010 00000 00000 001011 //addiu 11 -> 10reg
3 000000 01001 01010 01011 00000 100000 //add 9reg+10reg -> 11reg
4 100011 01001 01100 00000 00000 000000 //lw 12reg <- addr(9reg) DATA_HAZARD
5 000000 01000 01100 01000 00000 100000 //add 8reg+12reg -> 8 reg
6 001001 01001 01001 00000 00000 000001 //addiu 9reg = 9reg+1
7 000101 01001 01011 11111 11111 111100 //bne 9reg != 11reg -> addr CONTROL_HAZARD
8 000000 00000 00000 00000 00000 000000 //nop
9 101011 01001 01000 00000 00000 000000 //sw 8reg -> addr(9reg)
```



DATA_HAZARD



CONTROL_HAZARD

Forward заєм