







Debug PCB board for The MAX II CPLD (on chip ERM240T100C5).



>CNAME	
myBoardFPGA	
01.12.2020 12:49	>DESIGNER
Sheet: 1/1	Rev: >CREVISION



>CNAME	
myBoardFPGA	
01.12.2020 12:49	>DESIGNER
Sheet: 1/1	Rev: >CREVISION



>CNAME	
myBoardFPGA	
01.12.2020 12:49	>DESIGNER
Sheet: 1/1	Rev: >CREVISION