RISC-V SiMPLE

Projeto e Desenvolvimento de processadores RISC-V com a *ISA RV32IMF* usando as microarquiteturas Uniciclo, Multiciclo e *Pipeline* em *FPGA*

Arthur Matos


Universidade de Brasília - UnB

26 de maio de 2021


Motivação e Objetivos

Motivação e Objetivos

Revisão Teórica



Arquitetura de computadores



RISC vs CISC

Fazer essa parte?

ISA RISC-V

ISA RISC-V




Módulo Base

Falar sobre módulo 132/64/128 e E

Extensões da arquitetura

Codificação do tamanho da instrução


Instruções de 32 bits




Imediatos

```
.text
...
addi t0, zero, 404
...
```


Formação dos imediatos em instruções tipo I




Formação dos imediatos em instruções tipo S




Formação dos imediatos em instruções tipo B



Formação dos imediatos em instruções tipo **U**




Formação dos imediatos em instruções tipo J




Programando para a ISA RISC-V

```
File Edit Bun Settings Tools Help
                         1 2 2 3 5 6 3 5 1 2 × 0 0 0 0 0 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           Registers | Floating Point | Control and Status
  bottles.s printf.s printnum.s printstr.s
  5
7 .test
8 main:
9
                                         sddi sp. sp. -16
sv sl.4(sp)
sv s0.8(sp)
                                         # Call printfitemplate, x, x, x-11 for \theta < x < 100
                                                                   12, 22
                                                                   a3.s0
a0. template
                                                                   printf
so, loop
  Line: 1 Column: 1 2 Show Line Numbers
    Messages Run I/O
                                       Distinct at bear at the well. St builtes of beer Tabe one doen pass it accord. 66 builtes of beer as the well
Should be the well. Should be builted of beer Tabe one doen pass it accord. 66 builtes of beer as the well
So builtes at bear of the well. Shoultes of beer Tabe one doen pass it accord. 68 builtes of beer as the well
builtes at bear of the well. Shoultes of beer Tabe one doen pass it accord. 68 builtes of bear as the well
builtes of bear of the well. Shoultes of beer Tabe one doen pass it accord. 68 builtes of bear as the well
builtes of bear of the well. Shoultes of beer Tabe one doen pass it accord. 68 builtes of bear as the well
builtes of bear of the well. Shoultes of beer Tabe one doen pass it accord. 68 builtes of bear as the well
builtes of bear of the well. Shoultes of beer Tabe one doen pass it accord. 68 builtes of bear as the well
builtes of bear of the well. Shoultes of beer Tabe one doen pass it accord. 68 builtes of bear as the well
builtes of bear of the well. Shoultes of bear Tabe one doen pass it accord. 68 builtes of bear as the well
builtes of bear of the well. Shoultes of bear Tabe one doen pass it accord. 68 builtes of bear as the well
builtes of bear of the well. Shoultes of bear Tabe one doen pass it accord. 68 builtes of bear as the well
builtes of bear of the well. Shoultes of bear tabe one pass it accord. 68 builtes of bear as the well
builtes of bear of the well. Shoultes of bear tabe one pass it accord. 68 builtes of bear as the well builtes of bear as the well bear as the we
                                       So battles of herr of the wall. 92 battles of beer. Take one down pass it around. 92 battles of her as the wall.
92 battles of herr of the wall. 92 battles of beer. Take one down pass it around. 90 battles of here as the wall
90 battles of herr of the wall. 90 battles of beer. Take one down pass it around. 90 battles of here as the wall
                                       ED battles of beer of the wall. SD battles of beer. Take one down pass it around. S7 battles of beer on the wal
                                       87 battles of beer of the wall. 87 battles of beer. Take one down pass it around. 86 battles of beer on the wal
```

Figura: IDE RARS



Organização de computadores



Alguns conceitos de microarquiteturas

- Uniciclo
- Multiciclo
- Pipeline
- Superescalar
- Out-of-Order Execution




Representação de hardware

- Programação visual
- Linguagens de descrição de hardware (HDL)
 - Verilog
 - VHDL
- Síntese de alto nível (HLS)
 - C++
 - Matlab


Síntese de hardware

Sintetizando projetos em HDL




FPGAs

Field Programmable Logic Arrays



FPGA Altera Cyclone V



Estado da Arte



Sistema Proposto

