

### **DM7476**

# **Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs**

## **General Description**

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic state of J and K inputs must not be al-


lowed to change while the clock is high. The data is transfered to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

#### **Features**

Alternate Military/Aerospace device (5476) is available.
 Contact a Fairchild Semiconductor Sales
 Office/Distributor for specifications.


## **Connection Diagram**

## Dual-In-Line Package



Order Number 5476DMQB, 5476FMQB, DM5476J, DM5476W or DM7476N See Package Number J16A, N16E or W16A

## Symbol



#### **Truth Table**

	Inputs					Outputs		
PR	CLR	CLK	J	K	Q	Q		
L	Н	Х	Х	Х	Н	L		
Н	L	X	Х	Х	L	Н		
L	L	X	Х	Х	Н	Н		
					(Note 1)	,		
Н	Н	л.	L	L	$Q_0$	$\overline{Q}_{o}$		
Н	Н	л.	Н	L	Н	L		
Н	Н	л.	L	Н	L	Н		
Н	Н	九	Н	Н	Tog	gle		

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

\_n\_ = Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transfered to the outputs on the falling edge of the clock pulse.

 $Q_0$  = The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each complete active high level clock pulse.

**Note 1:** This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.

**Absolute Maximum Ratings** (Note 2)

Supply Voltage 7V
Input Voltage 5.5V

DM54 and 54 DM74 Storage Temperature Range -55°C to +125°C 0°C to +70°C -65°C to +150°C

Operating Free Air Temperature Range

## **Recommended Operating Conditions**

Symbol	Par	ameter		DM5476			DM7476		Units
			Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input	Voltage	2			2			V
V <sub>IL</sub>	Low Level Input	Voltage			0.8			0.8	V
I <sub>OH</sub>	High Level Outp	ut Current			-0.4			-0.4	mA
I <sub>OL</sub>	Low Level Outpo	ut Current			16			16	mA
f <sub>CLK</sub>	Clock Frequency	y (Note 8)	0		15	0		15	MHz
t <sub>W</sub>	Pulse Width	Clock High	20			20			
	(Note 8)	Clock Low	47			47			ns
		Preset Low	25			25			
		Clear Low	25			25			
t <sub>SU</sub>	Input Setup Time (Notes 3, 8)		0↑			0↑			ns
t <sub>H</sub>	Input Hold Time (Notes 3, 8)		0\			0↓			ns
T <sub>A</sub>	Free Air Operati	ng Temperature	-55		125	0		70	°C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> =	= –12 mA			-1.5	V
V <sub>OH</sub>	High Level Output Voltage		$V_{CC} = Min, I_{OH} = Max$ $V_{II} = Max, V_{IH} = Min$		3.4		V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> V <sub>IH</sub> = Min, V <sub>IL</sub>	•		0.2	0.4	V
l <sub>1</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub>	= 5.5V			1	mA
I <sub>IH</sub>	High Level Input	V <sub>CC</sub> = Max	J, K			40	
	Current	V <sub>I</sub> = 2.4V	Clock			80	μA
			Clear			80	
			Preset			80	
I <sub>IL</sub>	Low Level Input	V <sub>CC</sub> = Max	J, K			-1.6	
	Current	$V_1 = 0.4V$	Clock			-3.2	mA
		(Note 7)	Clear			-3.2	
			Preset			-3.2	
Ios	Short Circuit	V <sub>CC</sub> = Max	DM54	-20		-55	mA
	Output Current	(Note 5)	DM74	-18		-55	1
I <sub>cc</sub>	Supply Current	V <sub>CC</sub> = Max (N	ote 6)		18	34	mA

**Note 3:** The symbol  $(\uparrow, \downarrow)$  indicates the edge of the clock pulse is used for reference  $(\uparrow)$  for rising edge,  $(\downarrow)$  for falling edge.

Note 4: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 5: Not more than one output should be shorted at a time.

Note 6: With all outputs open,  $I_{CC}$  is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement the clock input is grounded.


Note 7: Clear is measured with preset high and preset is measured with clear high.


## **Electrical Characteristics** (Continued)

Note 8:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

## Switching Characteristics at $V_{CC}$ = 5V and $T_A$ = 25°C


		From (Input)	R <sub>L</sub> =	Units	
Symbol	Parameter	To (Output)	C <sub>L</sub> =		
			Min	Max	1
f <sub>MAX</sub>	Maximum Clock		15		MHz
	Frequency				
t <sub>PHL</sub>	Propagation Delay Time	Preset		40	ns
	High to Low Level Output	to Q			
t <sub>PLH</sub>	Propagation Delay Time	Preset		25	ns
	Low to High Level Output	to Q			
t <sub>PHL</sub>	Propagation Delay Time	Clear		40	ns
	High to Low Level Output	to Q			
t <sub>PLH</sub>	Propagation Delay Time	Clear		25	ns
	Low to High Level Output	to Q			
t <sub>PHL</sub>	Propagation Delay Time	Clock to		40	ns
	High to Low Level Output	Q or $\overline{Q}$			
t <sub>PLH</sub>	Propagation Delay Time	Clock to		25	ns
	Low to High Level Output	Q or $\overline{Q}$			





16-Lead Molded Dual-In-Line Package (N) Order Number DM7476N Package Number N16E

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Ceramic Flat Package (W) Order Number 5476FMQB or DM7476W Package Number W16A

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Center

Tel: 1-888-522-5372

Fairchild Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179