


## DM54180/DM74180 9-Bit Parity Generators/Checkers

### General Description

These universal 9-bit (8 data bits plus 1 parity bit) parity generators/checkers feature odd/even outputs and control inputs to facilitate operation in either odd or even parity applications. Depending on whether even or odd parity is being generated or checked, the even or odd input can be utilized as the parity or 9th-bit input. The word-length capability is easily expanded by cascading.

Input buffers are provided so that each data input represents only one normalized series 54/74 load. A full fan-out to 10 normalized series 54/74 loads is available from each of the outputs at a low logic level. A fan-out to 20 normalized loads is provided at a high logic level to facilitate the connection of unused inputs to used inputs.

### Connection Diagram



### Symbol



TL/F/6559-1

Order Number DM54180J, DM54180W or DM74180N  
See NS Package Number J14A, N14A or W14B

### Truth Table

Inputs			Outputs	
Σ of H's at A thru H	Even	Odd	Σ Even	Σ Odd
Even	H	L	H	L
Odd	H	L	L	H
Even	L	H	L	H
Odd	L	H	H	L
X	H	H	L	L
X	L	L	H	H

H = High Level, L = Low Level, X = Don't Care

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54	−55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	−65°C to +150°C

Note: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the “Electrical Characteristics” table are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation.

## Recommended Operating Conditions

Symbol	Parameter	DM54180			DM74180			Units
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage			0.8			0.8	V
I <sub>OH</sub>	High Level Output Current			−0.8			−0.8	mA
I <sub>OL</sub>	Low Level Output Current			16			16	mA
T <sub>A</sub>	Free Air Operating Temperature	−55		125	0		70	°C

## Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = −12 mA			−1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	2.4			V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max V <sub>IH</sub> = Min, V <sub>IL</sub> = Max			0.4	V
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 2.4V	Odd or Even		80	μA
			Data		40	
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 0.4V	Odd or Even		−3.2	mA
			Data		−1.6	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	DM54	−20	−55	mA
			DM74	−18	−55	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 3)	DM54	34	49	mA
			DM74	34	56	

Note 1: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.


Note 2: Not more than one output should be shorted at a time.

Note 3: I<sub>CC</sub> is measured with EVEN and ODD inputs at 4.5V, all other inputs and outputs open.

# **Switching Characteristics** at $V_{CC} = 5V$ and $T_A = 25^\circ C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	Conditions	Min	Max	Units
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Data to $\Sigma$ Even	$C_L = 15\text{ pF}$ $R_L = 400\Omega$ Odd Input Low		60	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Data to $\Sigma$ Even			68	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Data to $\Sigma$ Odd			48	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Data to $\Sigma$ Odd			38	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Data to $\Sigma$ Even	$C_L = 15\text{ pF}$ $R_L = 400\Omega$ Odd Input High		48	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Data to $\Sigma$ Even			38	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Data to $\Sigma$ Odd			60	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Data to $\Sigma$ Odd			68	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Even or Odd to $\Sigma$ Even or $\Sigma$ Odd	$C_L = 15\text{ pF}$ $R_L = 400\Omega$		20	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Even or Odd to $\Sigma$ Even or $\Sigma$ Odd			10	ns

## **Logic Diagram**



TL/F/6559-2



[illegible]

**OPTION 1**

0.740 - 0.770  
(18.80 - 19.56)

0.090  
(2.286)

0.250 ± 0.010  
(6.350 ± 0.254)

PIN NO. 1 IDENT

0.092 DIA  
(2.337)

0.030 MAX  
(0.762) DEPTH

14 13 12 11 10 9 8

1 2 3 4 5 6 7

**OPTION 02**

0.300 - 0.320  
(7.620 - 8.128)

0.065  
(1.651)

4° TYP OPTIONAL

90° ± 4° TYP

0.125 - 0.150  
(3.175 - 3.810)

0.075 ± 0.015  
(1.905 ± 0.381)

0.100 ± 0.010 TYP  
(2.540 ± 0.254)

0.050 ± 0.010 TYP  
(1.270 - 0.254)

0.135 ± 0.005  
(3.429 ± 0.127)

0.060 TYP  
(1.524)

0.125 - 0.150  
(3.175 - 3.810)

0.023 TYP  
(0.584)

0.280  
(7.112) MIN

0.325 ± 0.040  
- 0.015  
(8.255 ± 1.016)  
(0.381)

95° ± 5°


0.008 - 0.016 TYP  
(0.203 - 0.406)

INDEX AREA

PIN NO. 1 IDENT

14 13 12

1 2 3

**Physical Dimensions** inches (millimeters)

**14-Lead Ceramic Flat Package (W)**  
**Order Number DM54180W**  
**NS Package Number W14B**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
 1111 West Bardin Road  
 Arlington, TX 76017  
 Tel: 1(800) 272-9959  
 Fax: 1(800) 737-7018

**National Semiconductor Europe**  
 Fax: (+49) 0-180-530 85 86  
 Email: cnjwge@tevm2.nsc.com  
 Deutsch Tel: (+49) 0-180-530 85 85  
 English Tel: (+49) 0-180-532 78 32  
 Français Tel: (+49) 0-180-532 93 58  
 Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
 19th Floor, Straight Block,  
 Ocean Centre, 5 Canton Rd.  
 Tsimshatsui, Kowloon  
 Hong Kong  
 Tel: (852) 2737-1600  
 Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
 Tel: 81-043-299-2309  
 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.