

4-BIT PARALLEL ACCESS SHIFT REGISTER

Connection Diagram

Symbol





- The 7495 is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial Input and four Parallel Data inputs (A–C) and four Parallel Data outputs (Qa–QD). The serial or parallel mode of operation is controlled by a Mode Control input (MODE) and two Clock Inputs (CK₁) and (CK₂). The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input
- When the Mode Control input (MODE) is HIGH, CK₂ is enabled. A HIGH to LOW transition on enabled CK₂ transfers parallel data from the A–D inputs to the Q_A–Q_D outputs.
- When the Mode Control input (MODE) is LOW, CK₁ is enabled. A HIGH to LOW transition on enabled CK₁ transfers the data from Serial Input to Q_A and shifts the data in Q_A to Q_B, Q_B to Q_C, and Q_C to Q_D respectively (right-shift). A left-shift is accomplished by externally connecting Q_D to C, Q_C to B, and Q_B to A, and operating in the parallel mode (MODE=HIGH).
- For normal operation, MODE should only change states when both Clock inputs are LOW.

Truth Table

					$^{t+1}Q_{\mathrm{B}}^{t+1}Q_{\mathrm{C}}^{t+1}Q_{\mathrm{D}}^{t+1}$
L	\downarrow	X	L	L	$\begin{array}{cccc} Q_{A}^{t} & Q_{B}^{t} & Q_{C}^{t} \\ Q_{A}^{t} & Q_{B}^{t} & Q_{C}^{t} \\ B & C & D \end{array}$
L	\downarrow	X	Н	Н	$QA^t QB^t QC^t$
Н	X	\downarrow	X	A	B C D

L – low value

H – high value

X – don't care

 \downarrow – falling edge