

## DM54148 Priority Encoder

### General Description


This TTL encoder features priority decoding of the input data to ensure that only the highest-order data line is encoded. The DM54148 encodes eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input E1 and enable output E0) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level.

### Features


- Encodes 8 data lines to 3-line binary (octal)
- Applications include:
  - N-bit encoding
  - Code converters and generators

### Connection Diagram

Dual-In-Line Package



### Symbol



Order Number DM54148J or DM54148W  
See NS Package Number J16A or W16A

TL/F/6545-1

### Truth Table

DM54148

Inputs									Outputs				
E1	0	1	2	3	4	5	6	7	A2	A1	A0	GS	E0
H	X	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	L
L	X	X	X	X	X	X	X	L	L	L	L	L	H
L	X	X	X	X	X	L	H	H	L	H	L	L	H
L	X	X	X	X	L	H	H	H	L	H	H	L	H
L	X	X	X	L	H	H	H	H	H	L	L	L	H
L	X	X	L	H	H	H	H	H	H	L	H	L	H
L	X	L	H	H	H	H	H	H	H	H	L	L	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H

H = High Logic Level, L = Low Logic Level, X = Don't Care

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54	−55°C to +125°C
Storage Temperature Range	−65°C to +150°C

Note: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the “Electrical Characteristics” table are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation.

## Recommended Operating Conditions

Symbol	Parameter	DM54148			Units
		Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	High Level Input Voltage	2			V
V <sub>IL</sub>	Low Level Input Voltage			0.8	V
I <sub>OH</sub>	High Level Output Current			−0.8	mA
I <sub>OL</sub>	Low Level Output Current			16	mA
T <sub>A</sub>	Free Air Operating Temperature	−55		125	°C

## Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = −12 mA			−1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	2.4			V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max V <sub>IH</sub> = Min, V <sub>IL</sub> = Max			0.4	V
I <sub>I</sub>	Input Current @Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 2.4V	0 Input		40	μA
			Others		80	
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 0.4V	0 Input		−1.6	mA
			Others		−3.2	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	−35		−85	mA
I <sub>CC1</sub>	Supply Current	V <sub>CC</sub> = Max (Note 3)		40	60	mA
I <sub>CC2</sub>	Supply Current	V <sub>CC</sub> = Max (Note 4)		35	55	mA

Note 1: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I<sub>CC1</sub> is measured with inputs E1 and 7 grounded, other inputs and outputs open.

Note 4: I<sub>CC2</sub> is measured with all inputs and all outputs open.

**Switching Characteristics** at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$  (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	Waveform	$R_L = 400\Omega, C_L = 15\text{ pF}$		Units
				Min	Max	
$t_{PLH}$	Propagation Delay Time Low to High Level Output	0 thru 7 to A0, 1, 2	In-Phase Output		15	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	0 thru 7 to A0, 1, 2			14	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	0 thru 7 to A0, 1, 2	Out-of-Phase Output		19	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	0 thru 7 to A0, 1, 2			19	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	0 thru 7 to E0	Out-of-Phase Output		10	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	0 thru 7 to E0			25	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	0 thru 7 to GS	In-Phase Output		30	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	0 thru 7 to GS			25	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	E1 to A0, 1, 2	In-Phase Output		16	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	E1 to A0, 1, 2			15	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	E1 to GS	In-Phase Output		13	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	E1 to GS			15	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	E1 to E0	In-Phase Output		15	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	E1 to E0			30	ns


# Logic Diagram

The logic diagram illustrates a 3-bit counter circuit. It features two 4-bit binary counters, a 74161 (labeled 161) and a 74160 (labeled 160). The 74161 is configured as a divide-by-8 counter, with its output A0 connected to the clock input of the 74160. The 74160 is configured as a divide-by-8 counter, with its output A0 connected to the clock input of the 74161. The 74161 has inputs EI (5), 0 (10), 1 (11), 2 (12), 3 (13), 4 (1), 5 (2), 6 (3), 7 (4), and 15 (E0). The 74160 has inputs A0 (9), A1 (7), A2 (6), and 14 (GS). The circuit uses a combination of AND gates and OR gates to generate the next state of the counter. The output of the 74161 is connected to the input of the 74160, and the output of the 74160 is connected to the input of the 74161. The circuit is designed to count from 0 to 7 and then reset to 0.


TL/F/6545-2

TL/F/6545-2

# Physical Dimensions inches (millimeters)



**16-Lead Ceramic Dual-In-Line Package (J)**  
**Order Number DM54148J**  
**NS Package Number J16A**

**Physical Dimensions** inches (millimeters) (Continued)

**16-Lead Ceramic Flat Package (W)**  
**Order Number DM54148W**  
**NS Package Number W16A**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
 1111 West Bardin Road  
 Arlington, TX 76017  
 Tel: 1(800) 272-9959  
 Fax: 1(800) 737-7018

**National Semiconductor Europe**  
 Fax: (+49) 0-180-530 85 86  
 Email: cnjwge@tevm2.nsc.com  
 Deutsch Tel: (+49) 0-180-530 85 85  
 English Tel: (+49) 0-180-532 78 32  
 Français Tel: (+49) 0-180-532 93 58  
 Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
 19th Floor, Straight Block,  
 Ocean Centre, 5 Canton Rd.  
 Tsimshatsui, Kowloon  
 Hong Kong  
 Tel: (852) 2737-1600  
 Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
 Tel: 81-043-299-2309  
 Fax: 81-043-299-2408