GPIO ASSIGNMENT

PIN	Define	CFG	Function
PA0	UART0_TX	5	DEBUG
PA1	UART0_RX	5	
PA7	PA_SHDN	1	GPIO
PA8	RTP-XP	2	RTP/CTP
PA9	RTP-YP	2	
PA10	RTP-XN	2	
PA11	RTP-YN	2	

PIN	Define	CFG	Function
PB0	SPI0-HOLD	3	NAND
PB1	SPI0-WP	3	
PB2	SPI0-CS	3	
PB3	SDC0-MISO	3	
PB4	SDC0-MOSI	3	
PB5	SDC0-CLK	3	

PIN	Define	CFG	Function
PC0	SDC1-D1	2	CARD
PC1	SDC1-D0	2	
PC2	SDC1-CLK	2	
PC3	SDC1-CMD	2	
PC4	SDC1-D3	2	
PC5	SDC1-D2	2	
PC6	SDC1-DET	2	

PIN	Define	Define	CFG	Function
PD6	LCD0-B0		2	
PD7	LCD0-B1		2	
PD8	LCD0-B2	LVDS1-D0N	2/3	LVDS
PD9	LCD0-B3	LVDS1-D0P	2/3	
PD10	LCD0-B4	LVDS1-D1N	2/3	
PD11	LCD0-B5	LVDS1-D1P	2/3	
PD12	LCD0-G0	LVDS1-D2N	2/3	
PD13	LCD0-G1	LVDS1-D2P	2/3	
PD14	LCD0-G2	LVDS1-CKN	2/3	
PD15	LCD0-G3	LVDS1-DKP	2/3	
PD16	LCD0-G4	LVDS1-D3N	2/3	
PD17	LCD0-G5	LVDS1-D3P	2/3	
PD18	LCD0-R0		2	LCD RGB666
PD19	LCD0-R1		2	
PD20	LCD0-R2		2	
PD21	LCD0-R3		2	
PD22	LCD0-R4		2	
PD23	LCD0-R5		2	
PD24	LCD0-DCLK		2	
PD25		BT_HOST_WAKE	1	
PD26		BT_WAKE	1	
PD27	LCD0-DE		2	

PIN	Define	CFG	Function
PU0	USB0-DM	2	USB0
PU1	USB0-DP	2	
PU2	USB1-DM	2	USB1
PU3	USB1-DP	2	

PIN	Define	CFG	Function
PE0	MAC0-RXD1	6	MAC0 100M
PE1	MAC0-RXD0	6	
PE2	MAC0-CRS-DV	6	
PE3	MAC0-REFCLK	6	
PE4	MAC0-TXD1	6	
PE5	MAC0-TXD0	6	
PE6	ETH0_RST	1	
PE7	MAC0-TXEN	6	
PE8	MAC0-MDC	6	
PE9	MAC0-MDIO	6	
PE10	EPHY0-25M	6	
PE11	SPK1	4	SPEAKER
PE14	UART3-TX	5	RS485
PE15	UART3-RX	5	
PE16	WIFI_PWR_ON	1	GPIO
PE17	WIFI_HOST_WAKE	1	
PE18	BT_PWR_ON	1	
PE19	LCD_PWR	1	PWM3B

PIN	Define	CFG	Function
PF0	SDC2-D1	2	WIFI
PF1	SDC2-D0	2	
PF2	SDC2-CLK	2	
PF3	SDC2-CMD	2	
PF4	SDC2-D3	2	
PF5	SDC2-D2	2	
PF6	UART7-TX	5	BT
PF7	UART7-RX	5	
PF8	UART7-RTS	5	
PF9	UART7-CTS	5	
PF14	DMIC_DATA	4	DMIC /UART4
PF15	DMIC_CLK	4	

ArtInChip Technology Co.,Ltd

Design Name: D211DC-DEMO

Size: A3 | Page Name: GPIO ASSIGNMENT | Rev: V1.0

Date: 2023-03-10 | Sheet 1 of 8



PLL



CPU decouple cap



RTC



<Variant Name>

ArtInChip Technology Co.,Ltd		
Design Name: D211DC-DEMO		
Size: A3	Page Name: CPU	Rev: V1.0
Date: 2023-03-10	Sheet 2 of 8	

USB0 DEVICE



USB0 HOST



1.2V for VDD-SYS





3.3V for VCC-IO



1.5V for DRAM



<Variant Name>

ArtInChip Technology Co.,Ltd		
Design Name: D211DC-DEMO		
Size: A3	Page Name: USB/POWER	Rev: V1.0
Date: 2023-03-10	Sheet 3 of 8	

LVDS (Option)



LCD (7" RGB666)



LCD POWER



RTP



CTP (Option NC)



<Variant Name>

ArtInChip Technology Co.,Ltd		
Design Name: D211DC-DEMO		
Size: A3	Page Name: LCD/TP	Rev: V1.0
Date: 2023-03-10	Sheet 4 of 8	

TF-CARD



D0~D3增加上拉电阻

SPI NAND



优先使用NAND

<Variant Name>

ArtInChip Technology Co.,Ltd			
Design Name: D211DC-DEMO			
Size: A3	Page Name: NAND/CARD		Rev: V1.0
Date: 2023-03-10	Sheet 5 of 8		

DEBUG

UBOOT进入强制升级跳线



JTAG(Option NC)

JTAG仅用于AIC内部调试，不是必需

RS485



RS485 两线制模式接法，可节省1个PIN，自动控制收发

WIFI+BT



SPEAKER

DMIC

1.6V ≤ VCC_DMIC ≤ 3.6 V

注释：单声道只选择一路L或R；立体声选择两路，L/R分别上拉、下拉

UART4_RX
UART4_TX

<Variant Name>

ArtInChip Technology Co.,Ltd	
Design Name	D211DC-DEMO
Size A3 / Page Name	WIFI/BT/SPEAKER/DMIC / Rev V1.0
Date: 2023-03-10 / Sheet 7 of 8	

RMII0-100M



	Pull high	Pull down
RXDV	RMII mode	MII mode
RXD3(内部PD)	TXC input	TXC output
RXD1(内部PD)	WOL mode	LED mode

PHY-ADDR	LED1-LINK	LED0-ACTIVE
addr = 5' d0	Pull down	Pull down
addr = 5' d1	Pull down	Pull high
addr = 5' d2	Pull high	Pull down
addr = 5' d3	Pull high	Pull high





<Variant Name>

ArtInChip Technology Co.,Ltd			
Design Name: D211DC-DEMO			
Size: A3	Page Name: RMII 100M		Rev: V1.0
Date: 2023-03-10	Sheet 8 of 8		



ArtInChip Technology Co.,Ltd		
Design Name	D211DC-DEMO	
Size A3	Page Name BLOCK DIAGRAM	Rev V1.0
Date: 2023-03-10	Sheet 9 of 9	