

Lab 10: Three-out-of-Four Detection

Arturo Salinas-Aguayo

CSE 2301: Principles and Practice of Digital Logic Design

Dr. Mohammad Khan, Section 003L-1248

Electrical and Computer Engineering Department



College of Engineering, University of Connecticut
Coded in L^AT_EX

Theory

A '101' or '010' Serial Sequence Detector

This task involved designing a Moore machine from the problem statement. The successful implementation will yield a 1 if either the detected sequence was 101 or 010.

Difference between Sequential and Combinational Logic

In digital circuits, **combinational logic** and **sequential logic** are two fundamental types of circuits, each with unique characteristics based on how they handle inputs and generate outputs.

Combinational Logic

Combinational logic circuits are those in which the outputs depend *only* on the current inputs at any given moment. They do not have any memory element, meaning they cannot retain information about previous input values. As a result, their output is purely a direct response to the present combination of inputs, and it changes immediately whenever an input changes.

- **Definition:** A combinational logic circuit is a network that processes discrete-valued inputs and provides outputs based solely on the current input values. These circuits are described as *memoryless*.
- **Example Circuits:** Examples of combinational circuits include arithmetic circuits (such as adders and subtractors), multiplexers, decoders, and encoders.
- **Behavior:** For each possible combination of inputs, there is a unique output determined by the circuit's logic function.

Sequential Logic

Sequential logic circuits, unlike combinational logic, have outputs that depend on both the current inputs and the history of past inputs. These circuits contain *memory elements* (typically flip-flops or latches), allowing them to store information about previous states. This capability enables sequential circuits to use past events to influence future outputs, making them suitable for state-dependent operations.

- **Definition:** A sequential logic circuit is one whose output depends on both the current input and past input sequences. These circuits *retain memory* of previous states and can change their state over time.
- **State:** Sequential circuits operate based on a concept of *state*, which summarizes past inputs necessary to determine future behavior.
- **Example Circuits:** Examples include counters, shift registers, flip-flops, and finite state machines (FSMs), such as Moore and Mealy machines.

Key Differences between Combinational and Sequential Logic

- **Dependency on Past Inputs:** Combinational circuits depend solely on the present inputs, while sequential circuits depend on both the current and past inputs.
- **Memory:** Combinational circuits are *memoryless*, while sequential circuits include memory elements to retain past states.
- **Timing:** Combinational circuits respond instantly to input changes, whereas sequential circuits often have a clock signal or other control mechanisms to manage output changes.

In summary, **combinational logic** provides immediate, direct responses to current inputs without retaining past states, making it ideal for simple operations. **Sequential logic**, by contrast, can remember previous states and is therefore suited for tasks where the input history affects the output, enabling it to perform more complex, time-dependent functions.

Discussion

In this lab, we developed a sequence detector using a Moore machine to identify two specific binary sequences: 010 and 101. The design required careful attention to state transitions and the use of D flip-flops to hold and propagate the state information. This process emphasized the fundamental differences between combinational and sequential logic, as our sequence detector required memory to retain information about past inputs, which is characteristic of sequential circuits.

Design Considerations

To achieve the required functionality, we designed a Moore machine where each state transition reflects the detection of a particular sequence pattern. We used D flip-flops to implement these states, ensuring that the machine could retain the current state information while processing each new bit in the input sequence. Given that two overlapping patterns needed to be detected, the state machine was carefully constructed to handle cases where multiple valid sequences could appear back-to-back within the input string. This resulted in a total of 7 states. This means that we had to have at least 3 Flip-Flops.

State Diagram and Transition Table

A state diagram was created to map out all possible transitions based on the input bit values. Each transition was annotated in the form A/B , where A represents the input and B the output, with the output set to 1 upon detection of either sequence. We ensured that each state had two outgoing transitions, one for an input of 0 and one for 1, allowing the detector to appropriately move between states based on incoming bits.




Figure 1: Moore State Diagram

Following this, a transition table was constructed, detailing all possible states and their corresponding next states based on current inputs. The table provided a clear reference for deriving the next-state logic, a crucial step in mapping the circuit behavior to D flip-flops.

CURRENT STATE	INPUT	NEXT STATE	$Q_0Q_1Q_2$	Input	Q_0^*	Q_1^*	Q_2^*
S0	0	S2	000 (S0)	0	0	1	0
S0	1	S1	000 (S0)	1	0	0	1
S1	0	S3	001 (S1)	0	0	1	1
S1	1	S1	001 (S1)	1	0	0	1
S2	0	S2	010 (S2)	0	0	1	0
S2	1	S4	010 (S2)	1	1	0	0
S3	0	S2	011 (S3)	0	0	1	0
S3	1	S5	011 (S3)	1	1	0	1
S4	0	S6	100 (S4)	0	1	1	0
S4	1	S1	100 (S4)	1	0	0	1
S5	0	S6	101 (S5)	0	1	1	0
S5	1	S1	101 (S5)	1	0	0	1
S6	0	S2	110 (S6)	0	0	1	0
S6	1	S5	110 (S6)	1	1	0	1

Figure 2: Simple and Expanded State Tables

Karnaugh Maps for Minimization

To simplify the circuit, Karnaugh maps were utilized for each D flip-flop input. This step minimized the Boolean expressions governing state transitions, reducing the overall complexity of the design. By optimizing the input functions, we minimized the number of logic gates required, improving efficiency and reducing potential propagation delay.

Q_2B Q_0Q_1	00	01	11	10
00	0	0	0	0
01	0	1	1	0
11	0	1	X	X
10	1	0	0	1

(a) $Q_0^* = Q_1X + Q_0\overline{Q_1}\overline{X}$

Q_2B Q_0Q_1	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	1	0	X	X
10	1	0	0	1

(b) $Q_1^* = \overline{X}$

Q_2B Q_0Q_1	00	01	11	10
00	0	1	1	1
01	0	0	1	0
11	0	X	X	X
10	0	1	1	0

(c) $Q_2^* = \overline{Q_1}X + Q_2X + \overline{Q_0}\overline{Q_1}Q_2 + Q_0X$

Q_1Q_2 Q_0	00	01	11	10
0	0	0	1	0
1	0	0	0	1

(d) $B = Q_0Q_1\overline{Q_2} + Q_0\overline{Q_1}Q_3$

Figure 3: Karnaugh Map Excitation and Output Formulae

Challenges and Solutions

One of the main challenges was ensuring that the sequence detector could handle overlapping sequences without error. The Moore machine design required precise state assignments and transitions to correctly identify sequences like 010 and 101 even when they appeared consecutively. To address this, we carefully analyzed the state diagram and used D flip-flops to maintain stability during transitions, ensuring accurate sequence detection.

Conclusion

This lab reinforced key concepts in sequential logic design, particularly the importance of state retention and transition management in sequence detection. By constructing a Moore machine using D flip-flops, we successfully implemented a robust detector capable of identifying overlapping sequences in real-time. The use of Karnaugh maps further streamlined

the design, demonstrating the power of Boolean minimization techniques in digital circuit optimization.

Practice Questions

Example 1 A Counter Utilizing the J-K Flip-Flop

Using JK flip flops, design a counter that counts from DCBA=0000 sequentially to DCBA=1011 and then returns to 0000. Complete the table below.

#	D	C	B	A	D*	C*	B*	A*	J _D	K _D	J _C	K _C	J _B	K _B	J _A	K _A
0	0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	X
1	0	0	0	1	0	0	1	0	0	X	0	X	1	X	X	1
2	0	0	1	0	0	0	1	1	0	X	0	X	X	0	1	X
3	0	0	1	1	0	1	0	0	0	X	1	X	0	X	X	1
4	0	1	0	0	0	1	0	1	0	X	X	0	0	X	1	X
5	0	1	0	1	0	1	1	0	0	X	X	0	1	X	X	1
6	0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	X
7	0	1	1	1	1	0	0	0	1	X	X	1	X	1	X	1
8	1	0	0	0	1	0	0	1	X	0	0	X	0	X	1	X
9	1	0	0	1	1	0	1	0	X	0	0	X	1	X	X	1
10	1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	X
11	1	0	1	1	0	0	0	0	X	1	X	0	X	1	X	1
12	1	1	0	0	X	X	X	X	X	X	X	X	X	X	X	X
13	1	1	0	1	X	X	X	X	X	X	X	X	X	X	X	X
14	1	1	1	0	X	X	X	X	X	X	X	X	X	X	X	X
15	1	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X

Table 1: J-K Flip Flop Sequence

Example 2 Determining Flip Flop Inputs from Table

Given the task to draw a state transition diagram for this inputless table we are given:

CURRENT STATE			NEXT STATE		
Q_2	Q_1	Q_0	Q_2^*	Q_1^*	Q_0^*
0	0	0	1	1	1
0	0	1	1	0	1
0	1	0	0	0	0
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	1	1
1	1	1	0	1	1

Table 2: A Simple Sequencer

Using the binary encoding scheme, that is, each state starting with S_0 is represented by the three binary digits counting up starting from 0, which corresponds to 000 in this case.

Implementating this with D Flip-Flops is straight forward.

INPUT		OUTPUT
CLK	D	Q
0	0	NO CHANGE
0	1	NO CHANGE
1	0	0
1	1	1

(b) TRUTH TABLE

Figure 4: The D Flip-Flop Truth Table

That is, to move from the current state to the next, excite the D Flip-Flop input precisely how you want the next state. Simple, really.

I use a Karnaugh Map to simplify this mapping for D_0^* , but unfortunately the logic required is not able to be simplified much due to the groupings.

Q_0 \ $Q_1 Q_2$	00	01	11	10
0	1	1	1	0
1	0	1	1	1

Figure 5: The D_0^* Input Excitation Karnaugh Map

D_0^*

This simplification corresponds with the boolean equation

$$D_0^* = \overline{Q_0}\overline{Q_1} + Q_2 + Q_0Q_1$$

Example 3 The Difference between Mealy and Moore Machines

In sequential logic, there are two ways to illustrate the forms of how a circuit operates called *Finite State Machines*. These forms show the *next state logic* and the *output logic*.

In general, a FSM contains 2^k *finite* output states such that there are M inputs, N outputs, and k bits of state.

In a **Moore Machine**, the outputs depend exclusively on the *current state* of the machine. This means that the output remains consistent as long as the system stays in a particular state, regardless of changes in the inputs. Consequently:

- **Predictable Outputs:** Because the outputs are tied solely to the state, they are stable and do not change unexpectedly due to momentary fluctuations in the inputs.
- **Design Simplicity:** A Moore Machine is often simpler to design because the output logic only needs to account for the state, not the inputs.

In contrast, a **Mealy Machine**'s outputs are determined by a combination of the *current state* **and** the *current input*. This makes the output sensitive to changes in the input, allowing for faster responses:

- **Responsive Outputs:** Since outputs are based on both the state and input, a Mealy Machine can react immediately to changes in inputs, making it more dynamic.
- **Complexity:** The dual dependency on both inputs and state can make a Mealy Machine more complex to design and predict. However, it can also lead to fewer states being required, as the inputs directly influence the outputs.

The ticket-to-ride for this concept, is that Moore Machines only rely on Current State. Mealy Machines rely on Current State and the Input. This allows the Mealy Machine FSM to be one clock cycle ahead of the Moore since it actively senses the input.

The *D Flip-Flop* or *Delay Flip-Flop* are widely used to form shift or storage registers. This only has one data input D , a clock CLK, and the outputs Q and \overline{Q} . But first, some terms to describe these *things*.

- **Transparent** - When Data, D flows to Output Q .
- **Opaque** - When Data, D is blocked from flowing and Q retains its old value.

- Master (Leader) - When two back to back flip-flops or latches are controlled by complimentary clocks and the output of the Master(Leader) Q flows into the input of the Slave(Follower) D
- Slave (Follower) - The second latch or flip-flop in the complimentary clock chain. This follows what the Master does.
- Edge-Triggered - When the rising or falling "edge" of a signal causes the logic to advance
- Level-Triggered - When the input being high or low causes the signal to advance. More in later example.

The D Flip Flop is just two D latches tied together which are simply SR Latches that are clocked. More information on the distinction between these can be found in the next example.

To convert from one to the other, the the table describing Q_n , our current state, and Q_{n+1} , the next state is populated logically. This will form the inputs to the D Flip-Flop. Recall that the J and K inputs correspond to Set and Reset from the SR Latch.

Q_n	J	K	Q_{n+1}	D_i
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	0	0
1	1	0	1	1
1	1	1	0	0

Table 3: Mapping J-K Logic to D Logic

I use a Karnaugh Map to simplify this mapping:

$K \backslash J$	00	01	11	10
Q_n				
0	0	0	1	1
1	1	0	0	1

Therefore,

$$D = Q_n \bar{K} + \bar{Q}_n J$$