

## Formality: Debugging Failing Verifications

#### CONFIDENTIAL INFORMATION

The following material is being disclosed to you pursuant to a non-disclosure agreement between you or your employer and Synopsys. Information disclosed in this presentation may be used only as permitted under such an agreement.

#### **LEGAL NOTICE**

Information contained in this presentation reflects Synopsys plans as of the date of this presentation. Such plans are subject to completion and are subject to change. Products may be offered and purchased only pursuant to an authorized quote and purchase order. Synopsys is not obligated to develop the software with the features and functionality discussed in the materials.

#### Scope of this Training

- This presentation covers debugging tips for failing verifications
- Other Formality presentations will address
  - Recognizing and addressing verification problems in the UPF flow
  - Debugging and resolving hard verifications
- Labs are included with the training

#### **Agenda**


- Debugging Flow
- Frequently Used Debugging Tools
- Common Problems
- Additional Debugging Tools
- Labs

# Help! My verification failed! Now what do I do?

#### **Debugging Flow**

- Step 1: Look at the transcript for clues
- Step 2: Use debugging tools and commands
- Step 3: Identify and resolve problem areas
- Step 4: Try the verification again
- Step 5: Ask for help

#### **Debugging Flow Chart**



Y

#### Look at the Transcript

- Check for simulation/synthesis mismatch errors
- Check RTL interpretation messages in transcript
- Were full\_case and parallel\_cases pragmas interpreted?
- Check for black-box warnings in the transcript
- Check for rejected SVF guidance commands
- Check for unmatched compare points
- Unmatched compare points only in implementation? Clock-gating latches?
- Is there a setup problem? Did you disable scan?

#### **Auto Setup Mode**

- Reduces the need for debugging
  - A large percentage of failing verifications are "false failures" caused by incorrect or missing setup in Formality
- set synopsys\_auto\_setup true
  - Assumptions made in DC will also be made in FM
  - Increases out-of-the-box (OOTB) verification success rate
  - Use before command: set svf file.svf
- Works with or without SVF, does more with SVF
  - Handles undriven signals like synthesis
  - RTL interpretation like synthesis
  - Auto-enable clock-gating and auto-disable scan (requires SVF)

#### What Auto Setup Mode Does

Performs all of the following automatically (and more):

```
set hdlin_error_on_mismatch_message false
set hdlin_ignore_parallel_case false
set hdlin_ignore_full_case false
set verification_set_undriven_signals synthesis
set verification_verify_directly_undriven_output false
```

- DC places additional setup information in SVF used in this mode
  - Clock-gating notification
  - Disabling scan mode
- Variable and command changes can be overwritten by user
  - Transcript summary shows variable settings
  - Variables will take the last value that was set

#### **Agenda**

- Debugging Flow
- Frequently Used Debugging Tools
- Common Problems
- Additional Debugging Tools
- Labs


#### Frequently Used Debugging Tools


- analyze points command
- Pattern viewer
- Logic cone viewer

- Provides possible problem cause and next steps for failing and hard verifications:
  - Unconstrained inputs (scan inputs)
  - Rejected SVF guidance (constants, reg merging, etc)
  - Undriven signals in the reference design
  - Pipelined DesignWare components that have not been retimed automatically
  - Incorrect retention register models in UPF designs
  - Complex datapath modules with related SVF rejections resulting in a hard verification
- New causes are added in future releases


- Command analyze\_points
  - Options for failing verifications: -failing, -all
  - Takes a single or list of compare points as an argument
- Command report\_analysis\_results
  - Options: -summary
- Variable verification\_run\_analyze\_points
  - Default value is false
  - When enabled runs analyze points -all

```
fm shell (verify) > analyze points -failing
******************************* Analysis Results ************************
Found 1 Unconstrained Implementation Input
Unmatched input ports in the implementation typically result
from test logic insertion. Constraining the unmatched ports
to a constant value may correct the failures.
i:/WORK/aes cipher top/test se
   Unmatched in the implementation cones for 20 compare point(s):
       i:/WORK/aes cipher top/text in r reg 112
       i:/WORK/aes cipher top/us22/sbox2/dreg reg 2
       i:/WORK/aes cipher top/us22/sbox2/dreg reg 4
       i:/WORK/aes cipher top/us22/sbox2/dreg reg 7
       {...}
   Try adding this command before verify:
       set constant i:/WORK/aes cipher top/test se 0
************************************
Analysis Completed
```






- Formality automatically creates sets of vectors to illustrate failure at the compare point
  - These counter-examples are failing patterns
  - Failing patterns are applied on the inputs of each logic cone
  - Proof of non-equivalence performed mathematically
  - No failing patterns exist for passing or hard to verify compare points
- Viewing the logic cone inputs and failing patterns are extremely helpful in debugging




Show Logic Cones

Show Selected Cone Sizes

Show All Cone Sizes




- Allows quick identification of issues with setup and matching
  - For this example, note failure when scan enable "test\_se" has "1" value
  - Try using "set\_constant \$impl/test\_se 0" to get a successful verification




Failing Compare Point values annotated

Vector annotated in schematic (logic cone view)





띎 Show Logic Cones

Show Selected Cone Sizes





Remove failing point input cones with matching values for all patterns.






**Predictable Success** 






## Pruning Correlation From Logic Cone to Pattern Viewer



#### **Queued Setup Commands**



#### **Agenda**

- Debugging Flow
- Frequently Used Debugging Tools
- Common Problems
- Additional Debugging Tools
- Labs

#### **Common Problems**

- Design Read Reading/linking libraries or designs
- Match Incorrectly matched compare points, unmatched compare points, rejected SVF commands, scan mode not disabled
- Verification Clock-gating circuitry not recognized, logic differences

#### **Design Read**

- Problems reading and linking libraries or designs
  - Simulation/synthesis mismatch errors
  - Synthesis pragmas full\_case and parallel\_case
  - RTL has instantiated DesignWare components but hdlin\_dwroot not set
  - Undriven signals
  - Black boxes in one design but not in the other one

## Design Read: Simulation/Synthesis Mismatch

- Performs conservative RTL interpretation by default
  - Formality stops processing when detects difference between simulation and synthesis
- Simulation/synthesis mismatch error messages:

```
Warning: /users/training/lab2/rtl/DCT8_final.vhd line 1059
Default initial value of signal will be ignored (FMR_VHDL-1002)
Error: RTL interpretation messages were produced during read.
Verification results may disagree with a logic simulator. (FM-089)
```

Convert error messages into warning messages:

```
-> set hdlin_warn_on_mismatch_message "FMR_VHDL-1002"
```

- Set variable before reading in the RTL into a container
- Investigate these differences before tape-out
- Auto Setup Mode uses this global setting
  - set hdlin\_error\_on\_mismatch\_message false



#### Design Read: Synthesis Pragmas

Parallel case and full case synthesis pragmas

```
case (WriteRegSel) // synopsys parallel_case full_case
```

- Formality ignores pragmas by default
  - Same as simulation
- Transcript information after set\_top completes

### Design Read: Synthesis Pragmas

 See article "full\_case parallel\_case, the Evil Twins of Verilog Synthesis" by Clifford Cummings


http://www.sunburstdesign.com/papers/CummingsSNUG1999Boston\_FullParallelCase.pdf

- Should examine RTL to ensure "case" statements are parallel or fully specified
- Use Formality variables:


```
set hdlin_ignore_full_case false
set hdlin_ignore_parallel_case false
```

• Or, USe set synopsys\_auto\_setup true

#### Synthesis Pragma Issue: Analyze



#### Synthesis Pragma Issue: Pattern Viewer



#### Design Read: Instantiated DesignWare

- Set variable hdlin dwroot to top-level of DC installation
  - Example of transcript when variable is not set:

```
fm_shell> set_top chip
Setting top design to 'r:/WORK/chip'
Status: Elaborating design chip ...
Status: Elaborating design pll ...
Status: Elaborating design ff ...
Status: Elaborating design dp ...
Warning: Cannot link cell '/WORK/dp/u0' to its reference design 'DW01_add'. (FE-LINK-2)
Warning: Cannot link cell '/WORK/dp/u1' to its reference design 'DW01_add'. (FE-LINK-2)
Warning: Cannot link cell '/WORK/dp/u2' to its reference design 'DW01_add'. (FE-LINK-2)
Warning: Cannot link cell '/WORK/dp/u2' to its reference design 'DW01_add'. (FE-LINK-2)
Status: Elaborating design cntrl ...
Error: Unresolved references detected during link. (FM-234)
Error: Failed to set top design to 'r:/WORK/chip' (FM-156)
```

#### Design Read: Undriven Signals

- Undriven signals may control a downstream compare point which will cause failures
- Transcript information:

```
(Matching)

Status: Checking designs...

Warning: 603 (21) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)

...

Unmatched Objects REF IMPL

Cut-points (Cut) 603 0


...

(Verification Results)

ATTENTION: 84 failing compare points have unmatched undriven signals in their reference fan-in. To report such failing points, use "report_failing_points -inputs unmatched -inputs undriven".


To read about undriven signal handling, use "man verification set undriven signals".
```

#### **Undriven Signals: Analyze**




#### **Undriven Signals: Pattern Viewer**

 Failing Pattern Window shows undriven signal names with the text "(originally undriven)"



#### **Undriven Signals: Logic Cone**



### **Undriven Signals: Variable Settings**

- Variable verification\_set\_undriven\_signals
  - Default value: BINARY: X
- New mode synthesis results in fewer failing verifications but will still detect undriven signals in implementation

```
set verification_set_undriven_signals synthesis
```

- Treats undriven signals:
  - Reference the same as Design Compiler
  - Implementation as binary
- New mode synthesis used in Auto Setup Mode
- Command to ignore undriven failures on output ports (common for test output ports)

```
set_dont_verify -directly_undriven_output
```

For more information try report\_undriven\_nets

#### **Design Read: Black-Box**

- Black-boxes are a problem if one container has one and the other container has the design
- Formality can create black-boxes automatically if design is missing

```
set hdlin_unresolved_modules black_box
```


- Some design modules have only I/O port declarations without behavior
  - Formality will perform best guess if I/O port direction are not specified
  - Use command set\_direction to change if needed
- Memory library cells may only contain port and timing arcs

#### **Design Read: Black-Box**

Can specify black-boxes using variable

```
set hdlin interface only "SRAM* dram16x8"
```

- Any module beginning with SRAM and the dram16x8 module will become a black-box
- Can use command set\_black\_box designID
- Command report\_black\_boxes shows list of black-boxes
- Note: Variable verification\_verify\_unread\_bbox\_inputs has default value of true




#### **Design Read: Black-Box**

#### Transcript clues:


```
Status: Elaborating design wb_dma_wb_slv 0 ...
Status: Implementing inferred operators...
Status: Creating black-box designs...
Created technology library 'FM_BBOX' in container 'r' for black-box designs
Created black-box design 'wb_dma_de' in library 'FM_BBOX'
Warning: 1 blackbox designs were created for missing references. (FM-064)
Status: Attempting to resolve unlinked cells by using black-boxes...
Warning: 585 black-box pins of unknown direction found; see formality.log for list (FM-230)
Top design set to 'r:/WORK/wb_dma_top' with warnings
```

```
****** Matching Results ********** Matching Results *********
 550 Compare points matched by name
 O Compare points matched by signature analysis
 O Compare points matched by topology
 216 Matched primary inputs, black-box outputs
 430 (199) Unmatched reference (implementation) compare points
 222(0) Unmatched reference(implementation) primary inputs, black-box outputs
 5200(0) Unmatched reference(implementation) unread points
Unmatched Objects
Black-boxes (BBox)
Black-box input pins (BBPin)
                                                                          330
Black-box output pins (BBPin)
                                                                          222
Registers
                                                                          100
                                                                                      199
  DFF
                                                                                      197
```


#### **Black-Box: Match Tab**



#### **Black-Box: Analyze**



#### **Black-Box: Pattern Viewer**



#### Match

- Unmatched or incorrectly matched compare points
- Rejected SVF commands

- Incompletely matched logic cone inputs will lead to a failing verification of the compare point
- Successful use of guidance information from DC SVF should provide complete matching "out of the box"
  - change\_names, group, ungroup, and uniquify
- Examine "Matching Results" summary table in the transcript for obvious matching issues
- Some unmatched points are expected
  - Constant registers may be optimized away
  - Test inputs (primary inputs or registers)

66 Compare points matched by signature analysis

0 Compare points matched by topology

1837 Matched primary inputs, black-box outputs

805(977) Unmatched reference(implementation) compare points

0(0) Unmatched reference(implementation) primary inputs, black-box outputs

26841(0) Unmatched reference(implementation) unread points

REF	IMPL	
68	0	
737	977	
72	0	
0	959	
659	Û	
6	18	
	68 737 72 0 659	68 0 737 977 72 0 0 959

These undriven signals may cause problems

These unmatched registers might be a problem (or may be okay)


No problem with these unmatched registers




- Points matched by signature analysis may indicate that SVF content was missing or rejected
  - Note: Signature analysis matching may compensate for missing SVF matching guidance. However, missing or rejected SVF content may lead to other verification issues
- Cut-points (Cut) listed as unmatched REF objects usually indicate the existence of undriven signals
- Large numbers of unmatched latches may indicate the presence of clock-gating

# Unmatched Compare Points: Pattern Viewer

 Examine "Pattern Display" window in the GUI when debugging a failed point to check for matching issues



### **GUI Unmatched Point Report**



- Compare rules
  - If SVF is missing or is rejected
  - Easier to globally remove part of the path name of compare points:
    - Ref: r:/WORK/tv80s/i\_tv80\_core/ALU\_Op\_r\_reg[0]
    - Impl: i:/WORK/tv80s/ALU\_Op\_r\_reg\_0\_

```
set_compare_rule $ref -from {i_tv80_core} -to {}
```

- Formality tries different bus-bit delimiters automatically
  - No need to specify reg[0] versus reg\_0\_
- Command set\_user\_match

# SVF Command Rejections Causing Failures

- guide\_fsm\_reencoding (if exists and is ignored default mode)
- guide inv push
- guide\_multiplier (when applied to DW\_multp)
- guide\_reg\_constant
- guide reg duplication
- guide reg merging
- guide\_retiming\*
- guide scan\* (if you are using Auto Setup Mode)

#### Command: report\_guidance -summary

Command		Accepted	Rejected	Unsupported	Unprocessed	Total
architecture_netlist:		786	0	0	0	786
boundary	:	3062	0	0	0	3062
boundary_netlist	:	782	0	0	0	782
change_names	:	29410	15021	0	0	44431
constraints	:	1314	107	0	0	1421
datapath	:	2945	117	0	0	3062
environment	:	7	0	0	0	7
implementation	:	50	0	0	0	50
instance_map	:	2218	143	0	0	2361
inv_push	:	1098	1	0	0	1099
merge	:	2756	101	0	0	2857
multiplier	:	901	130	0	0	1031
reg_constant	:	10756	0	0	0	10756
reg_merging	:	2215	0	0	0	2215
rename_design	:	33	1	0	0	34
replace	:	11402	466	0	0	11868
scan_input	:	0	6	0	0	6
ungroup	:	582	17	0	2	601
uniquify	:	2838	220	0	0	3058
ununiquify	:	1	0	0	0	1

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

#### **Rejected SVF Commands**

- Use command report\_svf\_operation to isolate the problem
- If naming concordance problem, modify SVF manually

```
fm_shell (verify)> report_svf_operation -status rejected r:/WORK/aes_cipher_top/us10/sbox1/dreg_reg_*_
## SVF Operation 16 (Line: 128) - inv_push. Status: rejected
## Operation Id: 16
guide_inv_push \
   -design { aes_cipher_top } \
   -register { badname_ld_r_reg }

Info: guide_inv_push 16 (Line: 128) Cannot find register 'badname_ld_r_reg'...
```

#### **Modifying SVF**

- Design Compiler default name: default.svf
  - Compressed binary file
- DC and Formality use command set\_svf
  - Formality automatically converts to ASCII
  - Located under: ./formality\_svf/svf.txt
- Modify ASCII file to address naming concordance issues:

```
unix> cp -r formality_svf debug_svf
unix> vi debug_svf/svf.txt
Change name of object (see next slide)
fm_shell> set_svf debug_svf/svf.txt
```

### **Modifying SVF**

- Change SVF to match Formality
  - Use favorite text editor to change SVF name to match Formality name
- Or, change Formality to match SVF
  - Use guidance commands

```
guide_change_names (instance name change)
guide_rename_design (design name change)
```


Add to ASCII SVF

### SVF Command: guide\_fsm\_reencoding

- Finite State Machine re-encoding
  - Typically a FPGA only optimization
  - State registers and state encodings are captured in SVF
  - SVF content for FSMs is ignored by default because Formality cannot validate it
    - User should confirm that the original state information is complete and accurate
    - To enable:

```
set svf_ignore_unqualified_fsm_information false
```

#### Register Phase Inversion




--- Aligned Cone

- Phase inversion
  - Moves inversions across register boundaries to improve performance and area
- Phase inversion impact
  - Logic cone pairs are no longer functionally equivalent
  - Verification will fail, a false difference
- Fully supported in SVF Flow


### SVF Command: guide\_inv\_push

- DC Ultra automatically pushes inversions across register boundaries to improve QoR
- SVF flow is necessary for verification
  - DC lists the impacted registers in the SVF
  - Formality applies the set inv push command to them
  - No additional user action is required

#### **Inversion Push: Analyze**




#### **Inversion Push: Logic Cone**



## **SVF Command:** guide\_reg\_constant

- Constant registers
  - How to detect them:
    - Unmatched DFF in REF matching summary table
    - Unmatched register input in reference logic cone displayed in pattern window...failing patterns showing constant value
  - What to do:
    - Always use SVF guidance file
    - Create your own "guide\_reg\_constant" command
      - Formality will validate before using constant
    - Use set\_constant command if you know register is constant
    - Validate with verification against a constant0 or constant1


```
verify r:/WORK/top/potentially_constant_reg -constant0
```



### SVF Command: guide\_reg\_constant

- Note about SVF constant register processing
  - SVF command guide\_reg\_constant is only an assertion that the register is constant
  - Formality verifies the constant before using the guidance
  - If the constant value cannot be proven the guidance is rejected
    - Register will remain in the reference design
- Infrequently concordance naming issues between Design Compiler and Formality prevent processing of guide\_reg\_constant guidance
  - SVF text file may be edited to change module names to match Formality


## **Undetected Constant Register: Pattern Viewer and Logic Cone**




## SVF Command: guide\_reg\_merging

- Design Compiler may merge registers together and place information in SVF
- Potential workarounds other than fixing naming concordance in SVF are complex
  - Submit STAR

## Register Merging: Analyze




#### Register Merging: Pattern Viewer




## SVF Command: guide\_retiming

- Retimed designs result from DC commands:
   optimize\_registers or compile\_ultra -retime
   Improves timing of design
- Use SVF verification flow to verify retimed designs
  - Use of old flow (set\_parameter -retime designID)
     will disable SVF retiming flow
- Successful verification with retiming depends on SVF guidance acceptance

#### The Retiming Challenge






···Cannot be Aligned

- Equivalency checking bounds logic between registers
  - Functionally tractable verification
  - Bounded logic is called "logic cone"
  - Cones between designs are aligned then verified
- The Retiming Impact
  - Loss of logic cone correlation
  - Cones that do align are no longer functionally equivalent
  - Verification cannot succeed


--- Aligned Cone

## **SVF Retiming Guidance**



#### **Retiming Verification**





••• Aligned Cones


- Logic cones now align
- All logic is verified
- Retiming verification is a reality only in Formality

Whitepaper: <a href="http://www.synopsys.com/cgibin/verification/pdfr1.cgi?retimingwp.pdf">http://www.synopsys.com/cgibin/verification/pdfr1.cgi?retimingwp.pdf</a>

## SVF Command: guide\_scan\_input

- In Auto Setup Mode, Formality uses guide\_scan\_input to disable scan automatically
- Use command set\_constant to disable scan mode manually


#### Scan Disable: Analyze



Predictable Success

#### Scan Disable: Pattern Viewer

Unmatched inputs to logic cone require user setup




#### Verification


- Clock-gating circuitry not recognized
- Logic differences

#### Clock-Gating: Why Is It an Issue?

- Without intervention failing compare points will result
  - Compare points created for clock-gating latches
    - These compare point do not have matching point in the other design and will fail
  - The logic feeding the clock input of the register bank has changed
    - The register bank compare points will fail

#### **Clock-Gating: Description**





#### **Clock-Gating: Verification Solution**


Use variable

```
set verification_clock_gate_hold_mode low
```


- Use option low or any if clock-gating net drives the clock pin of positive edge-triggered DFF
- If clock-gating net also drives primary outputs or black-box inputs use option collapse\_all\_cg\_cells
- Use set\_clock command to identify the primary input clock net if clock-gating cells do not drive any clock pin of a DFF
- Auto Setup Mode will enable clock-gating automatically
- Use new variable if clock-gating verification issues continue

```
set verification_clock_gate_edge_analysis true
```


## Clock-gating Not Recognized: Match




## Clock-gating Not Recognized: Analyze



# Clock-gating Not Recognized: Pattern Viewer



## Clock-gating Not Recognized: Logic Cone




#### **Agenda**

- Debugging Flow
- Frequently Used Debugging Tools
- Common Problems
- Additional Debugging Tools
- Labs

#### **Additional Debugging Tools**

- Source Code Browser
- Probe points
- Ref/Impl container browser and viewer
- Helpful commands and variables


## Viewing RTL Source From Logic Cone



Predictable Success

© Sync Ready


#### **Source Code Browser**




- set\_probe\_points <ref\_net> <impl\_net>
- Allows users to more easily debug failing or hard verifications
- Select a net pair between reference and implementation for probe verification
- Verification will determine if logic is equivalent up to those probe points
- Probe points can be set at any time after both designs are read-in and linked
- Can specify one or more probe point pairs

- Verification of probe points can only be done in "verify" mode
  - Command: verify -probe
- Verification of these probe points will neither destroy nor alter the current compare point matching and overall verification results
- Supports 1-N and inversion between probe points
- Commands for removing probes and reporting status:


```
remove_probe_points <net> |-all
report_probe_status
```





#### Debugging Tools: Double Design Browser

- Reference and implementation browser now integrated together
- Search feature
- "Find Matching" feature
  - Select an object and find corresponding object in other container





- report\_guidance -summary
- Reports the summary table of SVF commands and their disposition
- This table is automatically displayed in the transcript log after SVF processing is complete

**************************************						
Command		Accepted			Unprocessed	Total
architecture_netlist:		786	0	0	0	786
boundary	:	3062	0	0	0	3062
boundary_netlist	:	782	0	0	0	782
change_names	:	29410	15021	0	0	44431
constraints	:	1314	107	0	0	1421
datapath	:	2945	117	0	0	3062
environment	:	7	0	0	0	7
implementation	:	50	0	0	0	50
instance_map	:	2218	143	0	0	2361
inv_push	:	1098	1	0	0	1099
merge	:	2756	101	0	0	2857
multiplier	:	901	130	0	0	1031
reg_constant	:	10756	0	0	0	10756
reg_merging	:	2215	0	0	0	2215
rename_design	:	33	1	0	0	34
replace	:	11402	466	0	0	11868
scan_input	:	0	.6	0	0	- 6
ungroup	:	582	17	0	2	601
uniquify	:	2838	220	0	0	3058
ununiquify	:	1	0	0	0	1

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

- report\_svf\_operation
- Reports specific information about selected SVF commands and why rejected
- Options: -status rejected -summary [compare\_points]
- Can specify certain compare points or groups of compare points using wildcard \*

```
fm_shell (verify)> report_svf_operation -status rejected r:/WORK/aes_cipher_top/us10/sbox1/dreg_reg_*_
## SVF Operation 16 (Line: 128) - inv_push. Status: rejected
## Operation Id: 16
guide_inv_push \
   -design { aes_cipher_top } \
   -register { badname_ld_r_reg }

Info: guide_inv_push 16 (Line: 128) Cannot find register 'badname_ld_r_reg'..
```

- report\_setup\_status
- Reports the following in summary format
  - Design statistics
  - Design read warning messages
  - User Specified setup
- Check critical design setup before committing time to run match or verify commands

```
fm shell (setup)> report setup status
                                              FMR ELAB-147
                                                                            772 (
                                                                                   0)
                                              FMR ELAB-146
                                                                            305(
                                                                                   0)
#### Design Information ####
                                              FMR VHDL-1140
                                                                           1(
                                                                                   0)
                                              FMR ELAB-115 : 29( 0)
 # Design Settings #
                                              FMR VHDL-1014 : 3(
                                                                                   0)
                                              FMR ELAB-154 :
                                                                              2 (
                                                                                   0)
 set top reference design: ref:/WORK/top
 set top implementation design: impl:/WORK/top
                                              #### User Specified Setup ####
 set reference design: ref:/WORK/top
 set implementation design: impl:/WORK/top
                                              Command Name: Result: Ref(Imp)
 # Design Statistics Ref(Imp) #
                                              set_black_box :
                                                                              0 (
                                                                                   0)
                              359(362) set_clock : 0(
65410(65014) set_compare_rule : 5(
173(173) set_constant : 0(
 Ports:
                                                                                   0)
 Registers:
                                                                                   0)
 Black boxes:
                                                                              0 (3)
                                              set constraint : 0( 0)
   - Unresolved modules : 173(173)
                                              set_cutpoint : 2( 2)
set_dont_verify_point : 0( 0)
set_equivalence : 0( 0)
  - User specified : 0(0)
adriven nets : 334(320)
 Undriven nets :
 Multiply-driven nets: 2120(1736)
                                              set_factor_point : 0(

      set_inv_push
      :
      0 ( 0)

      set_user_match
      :
      288 ( 288)

 #### HDL Read Message Summary ####
                                              set_input_value range :
Message ID: Occurrences: Ref(Imp)
                                                                              0 (
 FMR VHDL-1002
 FMR_VHDL-1002 : 7 (
FMR VHDL-1027 : 8374 (
                                     0)
 FMR ELAB-149 :
                              2365 (
```

#### report undriven nets

- Reports undriven nets after the most recent match
  - Total number of undriven nets
  - Instance path name of each undriven net

#### report multidriven nets

- Reports multiply driven nets after the most recent match
  - Total number of multiply driven nets
  - Instance path name of each multiply driven net and its list of drivers
  - Resolution or wire type displayed if not type consensus
  - Cell and library names displayed if they exist

#### Benefits

- No longer need to view formality.log file to get more information about multiply and undriven signals
- Much more information and improved formatting over formality.log file



- write\_hierarchical\_verification\_script
  - Formality generates TCL script that performs hierarchical verification on current reference and implementation designs
  - Helpful for debugging large designs to isolate problem blocks
  - Usage:

```
set_top i:/WORK/top
set_constant $impl/test_se 0
write_hier -replace -level 3 myhierscript
source myhierscript.tcl
quit
```

- View results in file fm\_myhierscript.log
- Formality will create one session file, by default, if verification fails on a sub-design

#### Formality TCL Variables

- set verification\_clock\_gate\_edge\_analysis true
- Specifies Formality to use clock edges in the next state formulation of registers
- Use when current clock gating solution variable
   verification\_clock\_gate\_hold\_mode does not identify all clock-gating circuitry
  - If LATCGs are not identified properly they will cause failing compare points
- New variable will disable old variable so no need to remove it from FM TCL script
- May see special rising (r) and falling (f) notations as well as other transition notations on failing patterns and cone schematics representing edge values on signals

#### Formality TCL Variables

- set verification\_effort\_level super\_low
- Variable setting specifies how hard verification works before aborting unsolved compare points
- Recommend setting super\_low only for debugging failing verifications
  - Very useful in getting to failing compare points quickly
  - Will abort other somewhat complex compare points

# DC TCL Variable and Command Settings as Workarounds

 The following may be changed in DC as a potential workaround for some verification failures

```
set compile_enable_register_merging false
```

Turns off the identification and merging of registers that are equal or opposite

```
set compile_seqmap_propagate_constants false
```

Turns off the identification and removal of constant sequential elements

```
compile_ultra -no_seq_output_inversion
```

Disables sequential output inversion

#### **Agenda**

- Debugging Flow
- Frequently Used Debugging Tools
- Common Problems
- Additional Debugging Tools
- Labs



# SYNOPSYS®

**Predictable Success** 

