 ARTOSYN CONFIDENTIAL		
Designed by Wuping Wang	Project Name Sirius EK V001	Rev 1.0.0
Date 2017.11.22	Size A4	Page Title P01_COVER
Dept: R&D, ARTOSYN	Sheet 1 of 27	

D

D

C

C

B

B

A

A

<div><div>artosyn</div><div>ARTOSYN CONFIDENTIAL</div></div>		
Designed by Wuping Wang	Project Name Sirius EK V001	Rev 1.0.0
Date 2017.11.22	Size A4	Page Title P02_BLOCK DIAGRAM
Dept: R&D, ARTOSYN		Sheet 2 of 27

Power Sequence

1
Power Tree

D

C

B


A

D


C

B


A




POWER INPUT




12V PCIE&RF CON POWER




5V BOARD POWER




3.3V CON POWER




SYSTEM RESET




PMU1












PMU2




BUTTON & LEVEL SHIFT












Basic set of Decoupling CAPS around DRAM #0



Basic set of Decoupling CAPS around DRAM #1




U801
MT40A1G16HBA
-P8333833

2 DRAMs
SHARED Bulk Cap
DDR_VDD1V2

DDR4
1024M x 16 (E6GB)

INFO on VPP -->

Vpp must ramp at the same time or earlier than Vdd. Vpp must be equal to or higher than Vdd at all times.
Micron spec Ipp7 = 30mA (for DDR4-2400)




U802
MT40A1G16HBA
-P8333833


DDR4
1024M x 16 (E6GB)

INFO on VPP -->



Vpp must ramp at the same time or earlier than Vdd. Vpp must be equal to or higher than Vdd at all times.
Micron spec Ipp7 = 30mA (for DDR4-2400)






Should use this VTT caps configuration. Spread the caps around the Resistors, smaller values closer to the Resistors.




VTT caps connecting the 1.2V VDDQ rail must be placed on the bottom side of the board for add/cr signals running on bottom and having the VDDQ plane as reference.



Place those components more at the DRAM side than the SoC side.




Place those components at the last DRAM4 SDRAM







artosyn ARTOSYN CONFIDENTIAL


Designed by Wuping Wang	Project Name Skies EK V001	Rev 1.0.0
Date 2017.11.22	Size Custom	Page Title P08_DDR4-0
Descr R&D ARTOSYN	Sheet 1 of 27	





Basic set of Decoupling CAPS around DRAM #4





Sirius:RF and CLK



RF CONN



default function	change function
GEE_TWD	BB_SPI_ENB_A
GEE_TWD	BB_SPI_DI_A
GEE_TWD	BB_SPI_DO_A
GEE_TWD	BB_SPI_CLK_A
GEE_TWD	BB_RXTX_A
GEE_TWD	BB_ENABLE_A
GEE_TWD	BB_RKHP_A
GEE_TWD	BB_RX_LNA_VBIAS_2G
GEE_TWD	BB_RX_LNA_VBIAS_5G
GEE_TWD	BB_PA_ON_2G
GEE_TWD	BB_PA_ON_5G
GEE_TWD	BB_ANT_SW_SEL_N
GEE_TWD	BB_SEL_N
GEE_TWD	BB_SEL_N



pin	name	type	value	description
1	DIR	IO	0	Direction
2	OE	IO	0	Output Enable
3	OE	IO	0	Output Enable

SOC EMMC & SD

U501H

EMMC

EMMC_D0//GP(C3)_0	H25	R1101	0R	SOC2EMMC_D0 [12]
EMMC_D1//GP(C3)_1	H26	R1105	0R	SOC2EMMC_D1 [12]
EMMC_D2//GP(C3)_2	J25	R1108	0R	SOC2EMMC_D2 [12]
EMMC_D3//GP(C3)_3	J26	R1110	0R	SOC2EMMC_D3 [12]
EMMC_D4//GP(C3)_4	K27	R1111	0R	SOC2EMMC_D4 [12]
EMMC_D5//GP(C3)_5	K28	R1112	0R	SOC2EMMC_D5 [12]
EMMC_D6//GP(C3)_6	L28	R1114	0R	SOC2EMMC_D6 [12]
EMMC_D7//GP(C3)_7	L27	R1115	0R	SOC2EMMC_D7 [12]

EMMC_CCLK_OUT//GP(B0)_2	J28	R1120	22R	SOC2EMMC_CLK [12]
EMMC_CCMD//GP(B0)_3	J27	R1122	0R	SOC2EMMC_CMD [12]
EMMC_PWR//GP(B0)_4	K22	R1125	0R	SOC2EMMC_PWR [12]


U501I

SD CARD


SD_CCLK_OUT/QSPI_SCK//GP(D2)_0	U28	Sirius_SD_CCLK_OUT
SD_CCMD/QSPI_CS_N//GP(D2)_1	U27	Sirius_SD_CCMD
SD_CARD_DETECT_N//GP(D2)_2	V28	Sirius_SD_CARD_DET_N
SD_CARD_WPRT/GP(D2)_3	V27	Sirius_SD_CARD_WPRT
SD_CDATA_0/QSPI_DATA_0//GP(D2)_4	W28	Sirius_SD_CDATA_0
SD_CDATA_1/QSPI_DATA_1//GP(D2)_5	W27	Sirius_SD_CDATA_1
SD_CDATA_2/QSPI_DATA_2//GP(D2)_6	Y28	Sirius_SD_CDATA_2
SD_CDATA_3/QSPI_DATA_3//GP(D2)_7	Y27	Sirius_SD_CDATA_3

Sirius_SD_CCLK_OUT	R1102	22R	SOC2SD_CCLK_OUT [12]
	R1103	22R	SOC2QSPI_SCK [13]
	R1104	22R	SOC2SDIO_CLK_OUT [13]
Sirius_SD_CCMD	R1106	22R	SOC2SD_CCMD [12]
	R1107	22R	SOC2QSPI_CS_N [13]
	R1109	22R	SOC2SDIO_CMD [13]
Sirius_SD_CARD_DET_N	R1113	22R	SOC2SD_CARD_DET_N [12]
Sirius_SD_CARD_WPRT	R1116	0R	TP1101
Sirius_SD_CDATA_0	R1117	0R	SOC2SD_CDATA_0 [12]
	R1118	0R	SOC2QSPI_DATA_0 [13]
	R1119	0R	SOC2SDIO_DATA_0 [13]
Sirius_SD_CDATA_1	R1121	0R	SOC2SD_CDATA_1 [12]
	R1123	0R	SOC2QSPI_DATA_1 [13]
	R1124	0R	SOC2SDIO_DATA_1 [13]
Sirius_SD_CDATA_2	R1126	0R	SOC2SD_CDATA_2 [12]
	R1127	0R	SOC2QSPI_DATA_2 [13]
	R1128	0R	SOC2SDIO_DATA_2 [13]
Sirius_SD_CDATA_3	R1129	0R	SOC2SD_CDATA_3 [12]
	R1130	0R	SOC2QSPI_DATA_3 [13]
	R1131	0R	SOC2SDIO_DATA_3 [13]

eMMC




SD



U1201B			
H6	RFU1	NC53	N12
H7	RFU2	NC54	N13
K5	RFU3	NC55	N14
M5	RFU4	NC56	P1
M8	RFU5	NC57	P12
M9	RFU6	NC58	P13
M10	RFU7	NC59	P14
N10	RFU8	NC60	R1
P3	RFU9	NC61	R2
P10	RFU10	NC62	R3
R5	RFU11	NC63	R12
T5	RFU12	NC64	R13
U6	RFU13	NC65	R14
U7	RFU14	NC66	T1
U10	RFU15	NC67	T2
AA7	RFU16	NC68	T3
AA10	RFU17	NC69	T12
		NC70	T13
A4	NC1	NC71	T14
A6	NC2	NC72	U1
A9	NC3	NC73	U2
A11	NC4	NC74	U3
B2	NC5	NC75	U12
B13	NC6	NC76	U13
D14	NC7	NC77	U14
H1	NC8	NC78	V1
H2	NC9	NC79	V2
H8	NC10	NC80	V3
H9	NC11	NC81	V12
H10	NC12	NC82	V13
H11	NC13	NC83	V14
H12	NC14	NC84	W1
H13	NC15	NC85	W2
H14	NC16	NC86	W3
J1	NC17	NC87	W7
J18	NC18	NC88	W8
J7	NC19	NC89	W9
J8	NC20	NC90	W10
J9	NC21	NC91	W11
J10	NC22	NC92	W12
J11	NC23	NC93	W13
J12	NC24	NC94	W14
J13	NC25	NC95	Y1
J14	NC26	NC96	Y3
K1	NC27	NC97	Y6
K3	NC28	NC98	Y7
K7	NC29	NC99	Y8
K8	NC30	NC100	Y9
K9	NC31	NC101	Y10
K10	NC32	NC102	Y11
K11	NC33	NC103	Y12
K12	NC34	NC104	Y13
K13	NC35	NC105	Y14
K14	NC36	NC106	Y14
L1	NC37	NC107	AA1
L2	NC38	NC108	AA8
L3	NC39	NC109	AA9
L4	NC40	NC110	AA11
L12	NC41	NC111	AA12
L13	NC42	NC112	AA13
L14	NC43	NC113	AA13
M1	NC44	NC114	AA14
M2	NC45	NC115	AE1
M3	NC46	NC116	AE14
M12	NC47	NC117	AG2
M13	NC48	NC118	AG13
M14	NC49	NC119	AH4
N1	NC50	NC120	AH6
N2	NC51	NC121	AH9
N3	NC52	NC122	AH11


eMMC_KLM8G2FEJA-A001
<Packages>
FBGA169_120x169h12

QSPI & SPI Nand flash









SDIO WIFI Module

VDIO 1.8~3.3v




artosyn ARTOSYN CONFIDENTIAL			
Designed by Wuping Wang	Project Name Sirius EK V001	Rev 1.0.0	
Date 2017.11.22	Size B	Page Title P13_FLASH_SDIO	
Dept: R&D, ARTOSYN		Sheet	13 of 27



Note 1: R1440/R1445 is not needed for ONLY 3.3V RGMII application, and DVDDRG can be connected directly to DVDD33.

Note 2: DVDDRG must be short to DVDD33 if the external RGMII 3.3V is selected.

Note 3: CAPs(C1417/C1448) must be closed to pin28 for EMI consideration.



**Note 4: L412/C1415/C1416 is selected for Switching Regulator mode;
C1430/R1471 is selected for LDO mode;**


Note 5: The Trace length between L412 and PHY Pin 30 must be within 0.5 cm, C1415 and C1416 to L1 must be within 0.5cm.

Note 6: Any inductance or bead except L1 is not allowed on the path from REGOUT to DVDD10/AVDD10.


PHY Address	PHYAD[2:0]
0	3'b000
1 (default)	3'b001
2	3'b010
3	3'b011
4	3'b100
5	3'b101
6	3'b110
7	3'b111

RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V (default)	1'b1	2'b00
External 2.5V	1'b1	2'b01
External 1.8V	1'b1	2'b10
External 1.5V	1'b1	2'b11
Internal 2.5V	1'b0	2'b01
Internal 1.8V	1'b0	2'b10
Internal 1.5V	1'b0	2'b11


	LED Resistances Setting
CFG_EXT=1'b1	R1430(NC), R1431, R1432, R1433(NC)
CFG_EXT=1'b0	R1430, R1431(NC), R1432(NC), R1433
CFG_LD00=1'b1	R1434(NC), R1437, R1438, R1439(NC)
CFG_LD00=1'b0	R1434, R1437(NC), R1438(NC), R1439
CFG_LD01=1'b1	R1441(NC), R1442, R1443, R1444(NC)
CFG_LD01=1'b0	R1441, R1442(NC), R1443(NC), R1444




SOC:USB3.0 AND USB2.0




SOC:USB3.0\DP\TYPE C\PD



SOC:HDMI RX AND PCIE





SOC:MIPI CSI RX*8 AND TX*2






ARTOSYN CONFIDENTIAL			
Designed by Wuping Wang	Project Name Sirius EK V001		Rev 1.0.0
Date 2017.11.22	Size B	Page Title P16_Sirius_Highspeed_2	
Dept: R&D, ARTOSYN		Sheet	16 of 27

SOC SPI







UART&CFG



1.8v digital IO




Debug UART & SPI & JTAG



Pin	Signal	Pin	Signal
36	TRACDATA[0]	37	TRACDATA[8]
36	TRACCTL	38	TRACDATA[9]
36	Logic#1	33	TRACDATA[0]
35	Logic#0	33	TRACDATA[1]
35	Logic#0	33	TRACDATA[2]
35	Logic#0	33	TRACDATA[3]
35	TRACDATA[1]	27	TRACDATA[13]
35	TRACDATA[2]	25	TRACDATA[14]
24	TRACDATA[3]	23	TRACDATA[15]
22	TRACDATA[4]	23	TRIST
20	TRIST	20	TRIST
18	TRACDATA[5]	17	TRIS/SMDIO
16	TRACDATA[7]	15	TRIS/SBCLK
14	VSupply	13	TRIST
12	VREF	13	TRIS/SBIO
10	No connection	9	TRIS/SBIO
8	TRIGOUT/DBGACK	7	TRIGIN/DBGCS
6	TRACCLK	5	GND
4	No connection	3	No connection

Sirius DVP

U501P







DVP 0和MON OUT复用接口
DVP 1和MON OUT复用接口
DVP 0和TYPE C 兼容设计



Sirius I2S&GPIO

U501Q




1.8v digital IO


1.8v digital IO








Sirius I2C

U501S




1.8v digital IO






PCIE接口保护?



Sensor Connector



SMT-HEADER40*2


接口定义

4Lane 时使用为pin13/15,

需要重新做转接器?


一个 sensor 需要 使用

一个 1.8V sensor




SMT-HEADER40*2

Sensor I2C Switch




Sensor MCLK router



- 1、替换为CMOS 1.8V数字输出
- 2、修改为OCXO

A



待确认: MP5016提供输入的OVP、OCP, 输出的OCP
 $V_{clamp} = 0.047 * R_{mode} + 0.3 = 5.235V$

$$I_{\text{LIMIT}}(\text{A}) = \frac{0.55(\text{V})}{R_{\text{LIMIT}}(\Omega)} \times 3870$$

TP2301   SOC2TYPEC_VBUS_OC_IN [18]
TP2302   SOC2TYPEC_CC1_OC_IN [18]
TP2303   SOC2TYPEC_CC2_OC_IN [18]
TP2305   SOC2TYPEC_VBUS_OC_EN [18]
TP2306   SOC2TYPEC_VCONN_OC_EN [18]

VSYSIO 1V8

Type C cc Feature and PD Feature option:

- 1)Active cable,
- 2)Power good,
- 3)Dead battery,with in 100µs
- 4)Vconn OCP is disable.

