

Formality Version F-2011.09 Update Training

Copyright Notice

CONFIDENTIAL INFORMATION

The following material is being disclosed to you pursuant to a non-disclosure agreement between you or your employer and Synopsys. Information disclosed in this presentation shall be used only as permitted under such an agreement.

LEGAL NOTICE

Information contained in this document reflects Synopsys plans as of the date of this document. Such plans are subject to completion and are subject to change. Products may be offered and purchased only pursuant to an authorized quote and purchase order. Synopsys is not obligated to develop the software with the features and functionality discussed in the materials.

Overview

- Changes to Default Behavior
- Enhancements to the GUI
- Low Power
 - Low Power Support Updates
 - Low Power Library Checker
 - Power-Aware Library Verification Mode (LVM)
- ECO Verification
- Enhancements to synopsys_auto_setup mode
- Updated Commands and Variables
- New Commands and Variables

CHANGES TO DEFAULT BEHAVIOR

Changes to Default Behavior

- verification_force_upf_supplies_on
 - In earlier versions, the default was false
 - Starting with version F-2011.09, the default is true
- All UPF supplies are constrained to the "on" state.
- After successful "all power on" verification, set this variable to false to get a complete verification of all power states.

Changes to Default Behavior

 The following warning message is still generated if the

verification force upf supplies on Variable

verification_force_upf_supplies_on Variable is Set to true.


ATTENTION: Verification was run with all UPF supplies constrained to their ON state. This is only a partial verification result as it does not cover all operational states.


- Reasons for change
 - Runs UPF verification faster
 - Allows debugging of UPF issues before a full PST verification


ENHANCEMENTS TO THE GUI

- Viewing objects
 - Design View
 - Logic Cone View
- Probe points
 - Inverted probe
 - 1-to-N probe
- Zoom in and out of a view
 - Zoom 2x
 - Zoom Selected
- Auto-run option in hierarchical script dialog

- The GUI displays only the selected object and one level of fanin or fanout.
- Faster load time for GUI.
- You can expand the design to view additional logic of the parent design.








- Control of schematic expansion
 - Mouse double click
 - Expands one level
 - Shift + Mouse double click
 - Completely expands branch
 - Menu Bar Edit -> Prune -> Expand schematic
 - Shows full schematic

- Probe point enhancements
 - Inverted probe
 - 1-to-N probe
- In earlier versions, these features were available only in the batch mode.
- Starting with version F-2011.09, they are also available in the GUI.


- Select a probe point in the Schematic window.
- Click "Set Inverted Probe Point".




- Setting a 1-N probe point
 - 1. Select a reference net.
 - 2. Select N implementation nets.
 - 1. Click to select the first implementation net.
 - Ctrl + click to select the remaining implementation nets.



- Zoom the view of a schematic (E-2010.12-SP2)
 - Three new buttons on the Zoom Bar
 - Zoom In 2x (keyboard "i") Increase the magnification in the active view by 2x
 - Zoom Out 2x (keyboard "o") Shrink the magnification in the active view by 2x
 - Zoom Fit Selection (keyboard "t") Zoom to a selected design
- Available in all schematic windows



- Auto-run option in the Write Hierarchical Script window
 - Available since E-2010.12-SP1
 - Execute the hierarchical verification script upon creation
 - Available only in the GUI
 - Saves from having to "source" hierarchical verification script



LOW-POWER DESIGN SUPPORT

- Formality supports the Synopsys Low-Power Flow
- Any UPF design in the Synopsys flow can be formally verified
- Updated UPF Commands
- New UPF Commands
- New Formality Variables for UPF Support

Updated Commands

- set_isolation
 - -source
 - -sink
 - -elements
 - -applies to

You can now use these options simultaneously. The ports must satisfy all the filters that are applied.

- set_isolation_control -location fanout
- set_port_attribute
 - -receiver supply supply set ref
 - -driver_supply supply_set_ref

```
- set_retention
  -save_condition {{boolean_function}}
  -restore_condition {{boolean_function}}
  -retention_condition {{boolean_function}}}
```

These retention options allow for more complex descriptions to control the save, restore, or retention behavior of the retention devices.

```
• set_retention_control
  -assert_r_mutex {{net_name <high | low}}
  -assert_s_mutex {{net_name <high | low}}
  -assert rs mutex {{net_name <high | low}}</pre>
```

- These assertions should have been verified (to not be triggered) with simulation.
- Formality inserts logic that generates don't care attributes on the retention devices if the assertion has been violated.

Formality now supports the following new commands:

```
- query_cell_instances
```

- query cell mapped
- query net ports
- query_port_net
- find objects
- create logic net
- create logic port
- connect logic net

- verification_insert_upf_isolation_cutpoints
 - Default is true.
 - Formality automatically inserts cut points on the data inputs of isolation cells.
 - Creating manual cut points and using the set_constraint command between ISO and power controls is no longer required.
 - Reduces false failing points due to x propagation differences and prevents unknown values from escaping from the powered off domain when the isolation cell is not active.
 - Better verification performance.

- upf_warn_on_failed_parallel_resolved_check
 - The default is false.
 - Formality reports an error if a parallel driven supply net does not have all of the same root voltage driver.
 - Compliant with the IEEE-1801 standard.
 - Changing this variable to true will resolve this check to a warning and allows the load_upf command to proceed.

- upf_create_implicit_supply_sets
- The default is false.
- Controls which UPF supply nets are used by Formality for UPF set_isolation -location fanout command.
- When this variable is set to false, the default isolation cell supplies are defined by the set_isolation -location fanout command
- When the variable is set to true, the supplies for these isolation cells are the sink domain default isolation supply set
- Any explict connect_supply_net commands override these default connections.

- hdlin_merge_parallel_switches
- The default is true. (Available since E-2010.12-SP3)
- For PG netlist with multiple coarse grain switch cells you can have nets driven by multiple parallel switch cells
- Affects verification performance and makes debugging difficult
- Merges switch cells that are equivalent.
 - Schematics are easier to read
 - Works on .db file format libraries only (not Verilog cells)
- Messages are added to the log file
 - The supply nets that were affected
 - The number of driving switch cells that were eliminated

LOW-POWER LIBRARY CHECKER

- Low-power libraries might contain cells that are incorrectly or incompletely modeled with respect to their power behavior
- The new checker for low-power library cells checks for:
 - Modeling consistency
 - Completeness
- Indicates verification problems before they occur

- The library checker performs checks for the following:
 - All power cells
 - Unread power and ground pins
 - Missing power-down function on outputs
 - Inconsistent pin directions
 - Supply net driven by both a port and a constant
 - Switch cells
 - Switched supply used internally
 - Missing or invalid switch function
 - Retention cells
 - Missing second (retention) SEQ
 - Missing save or restore signals
 - Missing backup supplies
 - Missing paths between the SEQs

 Example transcript from the log file after running the set_top command

Reports all linked and unlinked cells

- Update to the report libraries command:
 - report_libraries -defects errorsReports model defects that will cause load_upf errors
 - report_libraries -defects allReports all model defects

Variable to ignore errors

```
set hdlin_library_ignore_errors true
```

- The default is true.
- If set to false, errors detected cause the set_top or load_upf commands to fail.

Containers are not backward compatible.

- Errors in the following can be automatically corrected
 - All power cells
 - Unread power/ground pins
 - Missing PDF (power down function) on outputs
 - Inconsistent pin directions
 - Supply net driven by both a port and a constant

LIBRARY VERIFICATION MODE FOR POWER-AWARE CELLS

Library Verification Mode for Power-Aware Libraries

- DB cell libraries can contain both nonpower aware and power aware versions
- Because the current LVM would only use the non-power aware DB cell model, LVM could not verify:
 - power aware Verilog to power aware DB
 - power aware DB to power aware DB

Library Verification Mode for Power-Aware Libraries

- Two modes added to verify power aware versions
 - library_verification VERILOG_PWRDB
 Verify power aware Verilog cells with power-aware DB cells.
 - library_verification PWRDB_VERILOG
 Verify power-aware DB cells with power aware Verilog cells.
- Changes to the library_verification DB_DB verification modes:
 - Verifies both non power and power designs
 - Reports unmatched designs including power designs

Library Verification Mode for Power-Aware Libraries

Reports updated to show match and unmatched designs including power designs

Designs in DB_ref

Α

В

 C

A#PWR B#PWR

C#PWR

Matched Design list

Α

R

A#PWR

B#PWR

Designs in DB_imp

Α

В

D

A#PWR

B#PWR

D#PWR