

## Debugging and Resolving Inconclusive Verifications

Uday Dixit
Joe Bosia
Formality CAE

## **Copyright Notice**

#### CONFIDENTIAL INFORMATION

The following material is being disclosed to you pursuant to a non-disclosure agreement between you or your employer and Synopsys. Information disclosed in this presentation shall be used only as permitted under such an agreement.

#### **LEGAL NOTICE**

Information contained in this document reflects Synopsys plans as of the date of this document. Such plans are subject to completion and are subject to change. Products may be offered and purchased only pursuant to an authorized quote and purchase order. Synopsys is not obligated to develop the software with the features and functionality discussed in the materials.

## Debugging Inconclusive Verifications Three Step Approach

Agenda

- Datapaths and Inconclusive Verifications (Quick Overview)
- Inconclusive Debug: 3-Step Approach
  - Find List of Hard Points (We want list to be as small as possible)
  - Find Cause of the Hard Points
  - Find Resolution of Hard Points

#### What is a Inconclusive Verification?

- Verification session which Equivalence Checker cannot completely verify all compare points
  - Transcript shows no apparent progress for many hours or days
  - Verification aborts or stops due to design complexity
- Usually involves datapath designs
  - DC Ultra produces complex, highly optimized, datapath blocks
- Sometimes due to non-datapath causes
  - CRC, parity generators, XOR trees
  - Very large complex logic cones

### **Example of Inconclusive Verification**

#### Appears to be hung or stuck

```
Status: Matching...
32 Compare points matched by name
O Compare points matched by signature analysis
O Compare points matched by topology
96 Matched primary inputs, black-box outputs
0(0) Unmatched reference (implementation) compare points
0(0) Unmatched reference (implementation) primary inputs, black-box outputs
15(0) Unmatched reference (implementation) unread points
Status: Verifying...
Status: Matching hierarchy...
Status: Pre-verifying recovered datapath block vs reference r:/WORK/test/mult 5 (/WORK/M RTL MULT UNS 16 16).
  Pre-verification of recovered datapath block SUCCEEDED
  Number of unmatched datapath blocks found: 1
  Use 'report unmatched points -datapath' to report unmatched datapath blocks.
  Use 'set user match' to match unmatched datapath blocks.
Status: Verifying...
   ......0F/OA/3P/29U (9%) 02/22/07 23:27 159MB/1747.60sec
  ...... 0F/0A/3P/29U (9%) 02/23/07 01:03 266MB/7379.06sec
   OF/OA/3P/29U (9%) 02/23/07 03:36 266MB/16426.55sec
                   OF/OA/3P/2011 (9%) 02/23/07 04:06 266MB/18138.65sec
                    OF/OA/3 (29U 09%) 02/23/07 04:36 266MB/19889.62sec
```

Unverified compare points if verification is interrupted

### **Example of Inconclusive Verification**

#### Aborted due to complexity

```
Compare point mix[16] is aborted
    Compare point mix[17] is aborted
    Compare point mix[18] is aborted
    Compare point mix[19] is aborted
    Compare point mix[20] is aborted
    Compare point mix[21] is aborted
    Compare point mix[22] is aborted
    Compare point mix[23] is aborted
    Compare point mix[24] is aborted
    Compare point mix[25] is aborted
    Compare point mix[26] is aborted
    Compare point mix[27] is aborted
    Compare point mix[28] is aborted
    Compare point mix[29] is aborted
    Compare point mix[30] is aborted
    Compare point mix[31] is aborted
Verification INCONCLUSIVE
(Equivalence checking aborted due to complexity)
 Reference design: r:/WORK/test
 Implementation design: i:/WORK/test
 2 rassing compare points
 29 Aborted compare points
 Woverified compare points
Matched Compare Points BBPin Loop BBNet Cut Port DFF LAT TOTAL

        Passing (equivalent)
        0
        0
        0
        3
        0
        0

        Failing (not equivalent)
        0
        0
        0
        0
        0
        0

Aborted
  Hard (too complex) 0 0 0 0
```

- Verification was attempted on all compare points
- Aborted compare points

#### What About Performance?

- Some verifications may have successful results, but take a very long time
- The same debug techniques used for investigating Inconclusive verifications may be used to try to speed up successful verifications

## What Is A Datapath?

- Any circuit that contains arithmetic components
  - Adders/Subtractors
  - Multipliers/Dividers
  - Comparators
- Can contain a limited set of 'support' components
  - Selectors
  - Shifters
- Generally register and/or block bounded

### The Datapath Verification Problem


- Why are Datapaths difficult to verify?
  - Very large cones of logic
  - Reference and implementation designs typically dissimilar
- DC Ultra creates highly optimized datapath
  - Large multipliers and merged operators create large dissimilar cones

Complex datapath - the most difficult equivalency checking completion issue

## Formality Datapath Verification Strategy

#### Three Techniques

- Key to Solution -> SVF flow restructures view of RTL to resemble DC gates
  - SVF guidance provides recipe of important optimizations
  - The more similar the design, the easier the verification
- Datapath Solver
  - Relies on finding, matching, and formally proving gates versus RTL datapath expression



- Verifies a netlist implements a mathematical expression for every possible input and output
- General solver technology

### **Datapath Verification Flow**

Summary

SVF transforms the FM view of RTL to resemble the operator structure used by DC

- Read transformation from SVF
- Prove that transformation is valid
- Apply transformation to RTL container
  - If invalid, reject transformation
- Continue with all transformations
- Verify design




## Debugging Inconclusive Verifications Three Step Approach

#### Agenda

- Inconclusive Debug: 3-Step Approach
  - Find List of Hard Points (We want list to be as small as possible)
  - Find Cause of the Hard Points
  - Find Resolution of Hard Points

Techniques to get minimized list of Hard Points quickly



- Hierarchical Script
  - (-path option and other techniques)
- Re-verification
  - Timeout Limits , Effort Levels
- Helpful commands.... ( Remember to use them )
  - report\_unverified\_points
  - report\_aborted\_points
  - save\_session

Note: None of this is new, but all worthy of mention

#### Hierarchical Script


- If Hierarchies are available on ref and impl, take advantage of them to isolate your hard block(s)
- At very least can hone in on smaller list of unverified points, and potentially solve the verification outright
- write\_hierarchical\_verification\_script
  - Use to isolate specific hierarchical block(s)
  - Use –level <#int> OR -path to get to block level of interest
    - set verification\_timeout\_limit <reasonable\_limit>
    - Source <script>
    - May have to deal with false differences

#### Hierarchical Script

- -path switch
  - Specify a list of instance pathnames to any ref or impl design object (cell,port,net,pin)
  - Allows minimal script to be written out for targeting just the blocks of interest (those which contain your hard points )
- Use "set\_param -flatten" on blocks with false differences and regenerate hierarchical script
- If you can achieve success with a hierarchical script, but top-down default is incomclusive, please file a star

#### Hierarchical Script

TOP



Scenerio: We have a hard point in DesB12, so we want to isolate that level of hierarchy

write hier hier-path1 -path \$ref/u1/u2

```
### Verifying block i:/WORK/DesB12 vs r:/WORK/DesB12...
### Verifying block i:/WORK/DesA1 vs r:/WORK/DesA1...
### Verifying block i:/WORK/top vs r:/WORK/top
```

Scenerio: We have a hard point in DesB12, above gave us false failures

```
### Verifying block i:/WORK/DesA1 vs r:/WORK/DesA1...
### Verifying block i:/WORK/top vs r:/WORK/top

Goal is Isolation
```

Techniques to get minimized list of Hard Points quickly



- Hierarchical Script
  - (-path option and other techniques)
- Re-verification
  - Timeout Limits , Effort Levels
- Helpful commands.... ( Remember to use them )
  - report\_unverified\_points
  - report\_aborted\_points
  - save\_session

Note: None of this is new, but all worthy of mention

Re-verification

How can we make use of this?

- Given a hard verification with a known quantity of hard points after some long run time OOTB.....
- Our goal is to get to at least that set of hard points (or less) in some reasonable (fixed) amount of time
- Using re-verifications allows for different solver deployments and hopefully we are able to obtain our goal

Re-Verification

Any technique that results in a re-verification can have a similar effect, such as

- verification\_time\_out\_limit
- CTRL-C
- verification\_effort\_level

Re-verification

#### **Example Using Effort Levels**

```
set verification_effort_level super_low
verify
set verification_effort_level low
verify
set verification_effort_level medium
verify
set verification_effort_level high
verify
```

#### Or simply:

```
set verification_effort_level medium
verify
set verification_effort_level high
verify
```

#### Re-verification

#### **Example Using Verification Timeout Limits**

```
set verification_timeout_limit 8:0:0
verify;verify; -- try to change partition makeup in first
24 hrs.
set verification_timeout_limit 0
verify -- unlimited verification on the rest
```

#### Re-verification

- There is no guarantee these methods will give desired result, it may even be worse
- Given a fixed amount of time, it is very difficult to know what is the best combination of timeout or effort level along with re-verification to get to the minimum possible number of unverified points

Techniques to get minimized list of Hard Points quickly

- Hierarchical Script
  - (-path option and other techniques)
- Re-verification Utilizing Timeouts
  - Timeout Limits, Effort Levels
- Helpful commands.... ( Remember to use them )
  - report\_unverified\_points
  - report\_aborted\_points
  - save\_session

Note: None of this is new, but all worthy of mention



#### Make Use of Reports

- Starting point for debugging HVs is looking at the actual hard points
- Make sure to use the following in your scripts

```
- report_unverfied_points
```

```
- report aborted points
```

- save\_session

#### Make Use of Reports

- Use them both, they are different
  - report aborted points > aborts.rpt
  - report unverified points > unver.rpt
- Use them often
  - Use in conjunction with any timeouts you have
- Create session file
  - We can then generate the reports ourselves
- Formality now has a default verification timeout limit of 36 hours
  - By default saves session file after each user defined timeout limit reached with a name "formality\_timeout\_session.fss"

#### Points to remember...

- Techniques shows in previous slides like
  - Hierarchical verification
  - Re-Verification using small timeouts
- Those are tools to debug hard verification and find least number of hard to verify points quickly
- It could slow down the verification if you add those in the default Formality script


# Debugging Inconclusive Verifications Three Step Approach

Agenda

- Inconclusive Debug: 3-Step Plan
  - Find List of Hard Points (We want list to be as small as possible)
  - Find Cause of the Hard Points
  - Find Resolution of Hard Points

SVF Debug Commands

Techniques to find cause of Hard Points quickly



- SVF debug commands
  - report\_guidance –summary
  - report\_svf\_operation
  - analyze\_points
  - Schematics

#### SVF Debug Commands

- Command report\_guidance -summary gives condensed status summary of all SVF guidances
- Why look at this First?
- To see if there is any "global" issue that should be dealt with. For instance, if you see:

It is clearly some global setup issue.....

## More likely scenario is handful of hard points and a summary as follows

 map
 :
 12
 0
 0
 0
 12

 merge
 :
 87
 14
 0
 0
 101

 share
 :
 23
 2
 0
 0
 25

 tree
 :
 13
 0
 0
 0
 23

 ungroup
 :
 4
 0
 0
 0
 4

 uniquify
 :
 2
 0
 0
 0
 2

So, Do we care about ALL 22 rejected Datapaths ??

No!, Only care about the "one" in cone of hard points

transformation

report\_svf\_operation

 Reports SVF operations based on command name and/or operation status

```
report_svf_operation [ -command
  command_name] [ -status status_name ]
  <object id>
```

Allows you to debug on a CONE level for a particular hard point

```
report_svf_operation
```

 Use report\_svf\_operation on the ref object ids of your hard points

#### Few examples...

```
report_svf_operation ref:/WORK/test/out[2] -summary
```

 Reports all the SVF operations which are in the fanin of the hard point

```
report_svf_operation {ref:/WORK/test/U3
  ref:/WORK/test/U1} -status accepted -summary
```

Reports all SVF operations which are accepted

```
report_svf_operation ref:/WORK/test/U* -status rejected
  -summary
```

- Reports all SVF operations which are rejected
- This is what is typically done first
- Useful command for interactive debugging

report\_svf\_operation

Use summary option first ......

```
report svf operation
  $ref:/WORK/hard output[2] -summary
   Operation
             Line Command
                               Status
      18
           207 transformation_map
                                 accepted
      19
           218 transformation_map
                                 accepted
      30
                                 accepted
           339 transformation_map
                                 rejected
      38
           420 transformation_merge
      43
                                 rejected
           474 datapath
```


report\_svf\_operation

```
fm_shell (verify) > report_svf_operation 38
```

```
## SVF Operation 38 (Line: 420) - transformation_merge. Status: rejected ## Operation Id: 38 guide_merge \
-design { top } \
-datapath { add_1506_DP_OP_258_1212_1 } \
-input { 6 I1 } \
-input { 6 I3 } \
-input { 6 I3 } \
-input { 6 I5 } \
-output { 22 O3 } \
-pre_resource { { 20 } mul_1517 = MULT_TC { { I1 } { I2 } { 0 } } \
-pre_resource { { 12 } mul_1510 = MULT_TC { { I3 } { I4 } { 0 } } \
-pre_resource { { 21 } add_1506_2 = ADD { { mul_1517 ZERO 21 } { mul_1510 ZERO 21 } } \
-pre_resource { { 22 } add_1506 = ADD { { add_1506_2 ZERO 22 } { I5 ZERO 22 } } \
-pre_assign { O3 = { add_1506} }
```

analyze\_points command

Techniques to find cause of Hard Points quickly



- SVF debug commands
  - report\_guidance –summary
  - report\_svf\_operation
  - analyze\_points
  - Schematics


analyze\_points command

- Determines possible causes for failing and inconclusive compare points
- analyze\_points
  - Options: -failing, -aborted, -unverified, -all
  - Can take single or list of compare points as an argument
- Analyzes hard points to look for common causes
  - Modules with complex datapath where SVF has been rejected resulting in a hard verification
- It is a great command for batch jobs where you can have analyze\_points -all run as part of the script
- Recommends next step

analyze\_points command

- When used on hard points, it looks for datapath specific SVF operations in the fanin of the hard point
- Produces Design Compiler
   set\_verification\_priority commands that can
  be inserted into the DC Ultra script
  - targets specific block(s), instances, or arithmetic operators
  - turns off specific optimizations
  - improves verification success
  - minimizes QoR impact
- This gives better verifiability of new netlist

# analyze\_points command GUI snapshot



#### analyze\_points command

Shell Example report

Found 1 Hard Datapath Component Module These modules contain arithmetic operators that may be contributing to hard verifications. Lowering the Design Compiler optimization level for the these modules may permit verification to succeed. r:/WORK/top in file /remote/fmcae4/users/udixit/rtl/test.v Module with datapath cell(s): r:/WORK/top/DP OP 23J1 125 5602 Try adding the following command(s) to your Design Compiler script right before the first compile\_ultra command: current\_design top set\_verification\_priority [ get\_cells { add\_28 mult\_28 sub\_28 } ] current\_design top **Analysis Completed** 

#### **Schematics**

Techniques to find cause of Hard Points quickly

- SVF debug commands
  - report\_guidance –summary
  - report\_svf\_operation



- analyze\_points
- Schematics


#### **Schematics**

- Schematics are useful to identify don't care space or selector logic in the fanin of the hard points
- They help to identify candidates for manual factoring
- Most useful when hierarchy grouping is used


#### **Schematics**

#### Hierarchical Grouping


- Perform hierarchical grouping in a logic cone view
- Group all, Group by selected, or Ungroup Selected




# Schematics Hierarchy Grouping



# Schematics Hierarchy Grouping




Schematics
Hierarchy Grouping
Finding don't care cells in the fanin of the hard point



# **Debugging Inconclusive Verifications Three Step Approach**

Agenda

- Inconclusive Debug: 3-Step Plan
  - Find List of Hard Points (We want list to be as small as possible)



- Find Cause of the Hard Points
- Find **Resolution** of Hard Points


# **Debugging Inconclusive Verifications Three Step Approach**

Agenda

- Inconclusive Debug: 3-Step Plan
  - Find List of Hard Points (We want list to be as small as possible)



- Find Cause of the Hard Points
- Find **Resolution** of Hard Points




- set\_verification\_priority(SVP)
- Verification of large XOR chains
- FM techniques
  - Manual Factoring
  - Cut points
  - Hierarchical verification
- DC Techniques
  - Disabling Optimizations
  - 2 pass flow
- RTL Coding Tips

set\_verification\_priority (SVP)

- Solution that is unique to Formality and DC Ultra
- Formality analyze\_points command produces Design Compiler set\_verification\_priority commands that can be inserted into the DC Ultra script
  - targets specific block(s), instances, or arithmetic operators
  - turns off specific optimizations
  - improves verification success
  - minimizes QoR impact


set\_verification\_priority(SVP)



- If Formality run is inconclusive, use analyze\_points command to generate set\_verification\_priority commands for DC
- Rerun synthesis on affected block(s)

set\_verification\_priority(SVP)
Reducing QoR impact

- SVP previously targeted the block level
  - DC optimizations altered on all instances
- Since 2010.12-SP1, SVP surgically targets the operator level within the specific instance
  - QoR impact of SVP is negligible for most designs
- Customer feedback has been very positive and many are incorporating the use of SVP into their standard flows.



set\_verification\_priority (SVP)

- Already shown in earlier slide...but worthy to mention again...
- Shell Example report for SVP recommendation through analyze\_points command

```
Found 1 Hard Datapath Component Module
These modules contain arithmetic operators that may be
contributing to hard verifications.
Lowering the Design Compiler optimization level for the these
modules may permit verification to succeed.
r:/WORK/top in file /remote/fmcae4/users/udixit/rtl/test.v
  Module with datapath cell(s):
    r:/WORK/top/DP OP 23J1 125 5602
  Try adding the following command(s) to your Design Compiler script right before the first compile ultra command:
     current_design top
     set_verification_priority [ get_cells { add_28 mult_28 sub_28 } ]
     current_design top
Analysis Completed
```

set verification priority (SVP)

- Design Compiler script
  - Before the use of set\_verification\_priority command


```
current_design top
compile_ultra -scan
```

After the use of set\_verification\_priority command

```
current_design top
```

```
set_verification_priority [ get_cells {
  add_28 mult_28 sub_28 } ]
compile_ultra -scan
```

 It should always be added before first compile\_ultra command



- set\_verification\_priority(SVP)
- Verification of large XOR chains
- FM techniques
  - Manual Factoring
  - Cut points
  - Hierarchical verification
- DC Techniques
  - Disabling Optimizations
  - 2 pass flow
- RTL Coding Tips

#### Verification of large XOR chains

- Formality better handles verification of designs that contain large XOR chains, such as CRCs, ECCs, and parity trees
- Design Compiler, through the use of the command set verification\_priority (to be set on designs with CRC logic), will preserve the XOR chains into a hierarchy, and issue new SVF guidance (guide\_group\_function) as necessary

```
set_verification_priority [ get_designs { *crc* } ]
```

- Formality uses this guidance to create the appropriate hierarchy which assists verification
- As an alternative to set verification priority command, you can set following variable to true in DC script before first compile command

```
set compile_isolate_crc_logic true
```








- FM techniques
  - Manual Factoring
  - Cut points
  - Hierarchical verification
- DC Techniques
  - Disabling Optimizations
  - 2 pass flow
- RTL Coding Tips

- set\_verification\_priority(SVP)
- Verification of large XOR chains



- FM techniques
  - Manual Factoring
  - Cut points
  - Hierarchical verification
- DC Techniques
  - Disabling Optimizations
  - 2 pass flow
- RTL Coding Tips


#### FM Techniques: Manual Factoring

- What is a Factored verification ??
  - Breaking up a problem into sub problems
  - Same Solvers used on sub-problems
  - Success comes when sub-problems are significantly easier than the original problem
- Formality deploys automatic factoring under the hood during verification
  - Holding an input of a logic cone to constant "0", verifying, then holding the input to constant "1", verifying
- Works with large cones having selectors, don't care space
  - Not useful with CRC, parity generators, XOR trees
- Can use manual factoring in unlikely event automatic factoring does not help

```
fm_shell> set_factor_point -type port $ref/data/sel2_*
   Set factoring variable at \r:/WORK/top/data/sel2_1'
   Set factoring variable at \r:/WORK/top/data/sel2_2'
   Set factoring variable at \r:/WORK/top/data/sel2_3'
```



FM Techniques: Manual Factoring



#### FM Techniques: Manual Factoring

- Commands to set, report and remove factor points are
  - set\_factor\_point
     report factor point
  - remove factor point
- set\_factor\_point -type <object-type> <list of objectIDs>
  - Sets the user defined factor points
  - objectIDs

Primary input ports

Registers

Bbox output pins

Any previously set hard cutpoint

Can use wildcards

- -type <object type>

Needed to distinguish between objects of same type but different name

FM Techniques: Manual Factoring

#### report\_factor\_point

- Returns any user defined factor points
- Can be run in setup, match, or verify phases

```
remove_factor_point -type <object-type>
  cobjectIDs> | -all
```

- Object ids and –type <object type> works same way as set\_factor\_point
- all removes all factor points

FM Techniques: Manual Factoring

#### Finding Factor Candidates

- Investigate RTL of Cone
  - Look for partially specified Case statements, Enums, etc. where don't cares can be introduced
  - Look for Cases in general
- Look at SVF for significant datapath in Cone
  - Look in Schematics for Selectors to any significant Datapath in Cones

Find DP blocks from cone

Look for selectors if any


Trace back to PI of cone

FM Techniques: Manual Factoring

- Examples...
  - Next few slides shows couple of examples to find manual factoring points with the help of schematics
  - One example has don't care space in the input
  - Other one has big selector


FM Techniques: Manual Factoring

Example 1: don't\_care space




FM Techniques: Manual Factoring

Example 1: don't\_care space



FM Techniques: Manual Factoring

Example 1: don't\_care space



FM Techniques: Manual Factoring


Example 1: don't\_care space

Solution is manual factoring on following points

```
set_factor_point $ref/u1/u2/u3/u4/factor_reg[*]
```

FM Techniques: Manual Factoring

Example 2: selector logic



FM Techniques: Manual Factoring Example 2: selector logic if (condition) begin if (in1 <= 27)out  $\leq in2* in3[\sim reg1][7+in1];$ else out  $\leq in2* in3[\sim reg1][7];$ end


FM Techniques: Manual Factoring

Example 2: selector logic

Solution is manual factoring on following points

```
set_factor_point r:/WORK/top/in1[*]
set_factor_point r:/WORK/top/condition
```

- set\_verification\_priority(SVP)
- Verification of large XOR chains
- FM techniques



- Cut points
- Hierarchical verification
- DC Techniques
  - Disabling Optimizations
  - 2 pass flow
- RTL Coding Tips



#### FM Techniques: Cutpoints

- Cutpoints in general are used in Formality to divide cones of logic into smaller chunks
  - Inherent problem is false negatives
- Soft Cutpoints
  - Automatically created by Formality
  - Automatically removed them if they fail
    - Cone is re-verified
- Hard Cutpoints
  - User defined with set\_cutpoint command
  - Never dropped
  - Problem is if failures, is it real or did the cutpoint introduce a false failure?



FM Techniques: Cutpoints

```
set_cutpoint -type <ObjectType> ObjectID
```

- Can be used wherever you are sure a specific boundary has been preserved
  - Usually true in SVF flow for most DW/DP\_OP blocks
- Must be set on matched points ( use set\_user\_match )
- Related Commands
  - report\_cutpoint
  - remove\_cutpoint -type <ObjectType> ObjectId
  - remove\_cutpoint -all
- Idea is for certain hard blocks we can attempt to break the cone up into smaller pieces by setting hard cutpoints at the outputs of DP\_OP/DW blocks within the cone

FM Techniques: Cutpoints

#### Potential strategy:

- Identify DP\_OP/DW blocks are in cones of Hard Points
  - Use find/report\_svf\_operation/analyze\_points commands
- Generate matched report of block\_pins
  - Use report\_match -point\_type block\_pin
  - Insert cutpoints on outputs of DP\_OP or DesignWare blocks within hard verification logic cone
  - Must be matched in both reference and implementation cones
- Example:

```
set_cutpoint -type net $ref/PC[1]
set_cutpoint -type net $impl/PC[1]
set_user_match -type net $ref/PC[1] $impl/PC[1]
```

Re-run verification with hard cutpoints and user\_matches set

FM Techniques: Cutpoints

#### Some closing points:

- This solution is Dynamic!
  - If synthesis/RTL changes, scripts will likely need to be regenerated
- Must account for inverted matches
- If you get failures, it could be due to the hard cutpoints themselves
- Why not do this automatically?
  - DC propagates constraints across hierarchies.
- Resolve any known datapath issues found in cones first


- set\_verification\_priority(SVP)
- Verification of large XOR chains
- FM techniques
  - Manual Factoring
  - Cut points
  - Hierarchical verification
- DC Techniques
  - Disabling Optimizations
  - 2 pass flow
- RTL Coding Tips



FM Techniques: Hierarchical Verification

- Using hierarchical script technique
  - we already spoke about how it can help with Hard verifications.
- Not always effective technique as it used to be because of ungrouping and other optimization done by Design Compiler

- set\_verification\_priority(SVP)
- Verification of large XOR chains



- FM techniques
  - Manual Factoring
  - Cut points
  - Hierarchical verification
- DC Techniques
  - Disabling Optimizations
  - 2 pass flow
- RTL Coding Tips

- set\_verification\_priority(SVP)
- Verification of large XOR chains
- FM techniques
  - Manual Factoring
  - Cut points
  - Hierarchical verification



- DC Techniques
  - Disabling Optimizations
  - 2 pass flow
- RTL Coding Tips

DC Techniques: Disabling Optimizations

- set\_verification\_priority
  - Dials back some datapath optimizations
  - Increases verifiability at cost of some QOR
  - This should always be the first technique to consider
- "compile\_isolate\_crc\_logic" to true in DC script.
  - Increases verifiability by keeping the hierarchy intact of XOR designs
  - SVP can be used to target this as a first preference, use this option only if you suspect widespread use of crc type logic.

DC Techniques: Disabling Optimizations

- DC Ultra ungroups designs so logic can move across boundaries
  - Enables more optimization opportunities
  - Increases QoR
  - To disable: compile\_ultra -no\_boundary\_opts
  - Maintains user hierarchy and improves cutpoints based verification in Formality
- Hinders Formality's recovering the hierarchical boundaries of datapath elements
- Performs ungrouping of all DesignWare hierarchy
  - To disable: set compile\_ultra\_ungroup\_dw false
- Automatically performs area-based and delay-based ungrouping of user hierarchy
  - To disable: compile\_ultra -no\_autoungroup

DC Techniques: Disabling Optimizations

```
hdlin_verification_priority
```

 This off by default Presto variable needs to be set to true before design read

```
set hdlin_verification_priority true
```

- When set to true,
  - Disables some optimizations in Presto and only affects optimizations done during reading and elaboration of RTL files
- It doesn't have block/operator level control and can have QOR impact but improves verifiability
- Variable hdlin\_verification\_priority controls optimization done during design read where as set\_verification\_priority controls optimization done during compile

- set\_verification\_priority(SVP)
- Verification of large XOR chains
- FM techniques
  - Manual Factoring
  - Cut points
  - Hierarchical verification
- DC Techniques
  - Disabling Optimizations
  - 2 pass flow
- RTL Coding Tips

DC Techniques: Two Pass Flow

- Suggestion here is to write out intermediate netlist/svf after each incremental compile in Design Compiler
- For example
  - In case of retiming, write out pre retimed netlist/svf and then perform retiming
  - In case of ungrouping/flattening, write out hierarchical netlist/svf before ungrouping
- Do incremental compare in Formality
  - This flow works
  - Customers have seen successful verification with this flow for a cases which were inconclusive otherwise
- This is a workaround, our goal is to verify out of the box DC netlist

- set\_verification\_priority(SVP)
- Verification of large XOR chains
- FM techniques
  - Manual Factoring
  - Cut points
  - Hierarchical verification



- DC Techniques
  - Disabling Optimizations
  - 2 pass flow
- RTL Coding Tips

# RTL Coding Tips

- In general avoid using explicit Don't Care assignments
- Use fully specified CASE statements
  - Assign known values to all branches of CASE to reduce implicit Don't Care conditions
- Often seen cases when customer does RTL ECO, Formality gives inconclusive verification which was conclusive before ECO was done
  - Main reason is SVF rejections
  - SVF flow is very sensitive to RTL line numbers
  - With RTL ECO, line number changes and doesn't match with SVF
  - Formality ends up rejecting SVF guidances and hence inconclusive verification
- Recommendation is to use new Formality ECO flow available in F-2011.09 release

# **Debugging Inconclusive Verifications**

#### Summary

- First things:
  - Study the log files for obvious errors
  - Try analyze points for initial help
  - Use latest releases of DC and Formality!
- Find minimized list of hard to verify compare points

```
report unverified points and report aborted points
```

Find cause of hard points

```
report_svf_operation and analyze_points
```

- Find Resolution of the hard points
  - Formality techniques
    - Re-verification with timeouts
    - Hierarchical verification
    - Manual factoring
    - Hard Cutpoints
  - Design Compiler techniques include using the
    - set verification priority, always try this first
    - DC variables to disable ungrouping, boundary optimization and isolate CRC logic
    - Presto command hdlin\_verification\_priority, try when presto optimization is the cause
  - RTL Coding tips



#### What to Provide BU for HV Stars

- Help us to Help you!
- The Usual.....
  - Pre-Match Containers, SVF, UPF
  - Formality log file
  - List of Hard Points
  - Either Report or Session File
  - Allows us to target problem areas immediately
- Bonus:
  - RTL, Libraries and Synthesis scripts
  - Allows us to try DC techniques

# SYNOPSYS®

**Predictable Success** 

