

### **Veloce Power App**





#### **Motivations for Good Vectors & Emulation**


Primary Concerns

- Representative Power Estimation
  - Average power (battery life, cooling requirements, cost of energy,...)
  - Power peaks
    - Large peaks (~1us) -> Supply integrity,...
    - Narrow peaks (~1ns) → IR-Drop,...
  - Hot spots (Local IR-Drop...)
  - Power domains partition verification via UPF
     [Emerging trend Users increasingly Ready]
  - Power surges (dI/dt voltage drop)
  - High power on very long periods (Electromigration)




#### BUT ALSO ...

- Representative Power Efficiency analysis
  - Clock-Gating Efficiency (instantiated or inferred)
  - Memory accesses,...
- Relevant Power Reduction suggestions RTL
  - Some techniques are highly dependent on quality of local activity information (i.e. Sequential Clock Gating)







© Mentor Graphics Corp. www.mentor.com


Company Confidential




**Value Proposition** 

#### **Veloce Power App**








#### **Value Proposition**

- Capacity & Performance
  - Large SoC handling (RTL/Gate), real applications
  - Orders of magnitude faster than simulation & power tools
- Low Power Verification at SoC level
  - HW or even SW-based power controller
- Activity Trend Analysis
  - Over time and across scenarios
  - Identification of realistic peaks and hotspots
- Realistic Power Vectors Generation
  - For estimation and reduction





#### **Overview**

UPF

UPF (Power Aware ) session in near future

**Forward/Backward SAIF** 

**Activity Plot** 

**Dynamic Read Waveform API** 

#CPU/16: Consume 1 VelocePower license for every 16 distributed processes; one for UPF

Description	Sales Part Number	Licenses	Comments
Veloce Power App SW	259467	VelocePower (1)	Power management (UPF) and power Analysis
Veloce OS App SW	259469	VeloceOS (1) visualizer_c (2)	Prerequisite for Power application

<sup>©</sup> Mentor Graphics Corp. Company Confidential **www.mentor.com** 








#### **Activity Plot**

- All contributors broken down (Reg-Q, Reg-Clk, Comb, Mem)
- Multiple views (RPE, REE, RPE/RAE...)
- Responsive environment to analyze data









Examples

**Enhancements** 

#### 3.1 (Be


#### 3.16.1.8 (Beta)


- Examples
  Enhancements
- Other Features

 All contributors broken down (Reg-Q, Reg-Clk, Comb, Mem)

**Activity Plot Enhancements** 

- Multiple views (RPE, REE, RPE/RAE...)
- Responsive environment to analyze data











#### **Activity Plot Applications**





Optimization targets, Local IR-Drop,...

**Power Trends**Compare activity plots across RTL drops

100X+ faster than
with traditional
Power Analysis tool

Power Surges Identification dI/dt voltage drop

**Electro-migration**High power on very long periods

© Mentor Graphics Corp. Company Confidential **www.mentor.com** 




#### **Memory Modeling in Activity Plot**

#### Inputs

- Requires the memory IPs to be instantiated in design (RTL or Gate)
- Requires the Liberty files for Memories
- Liberty files for Registers & Comb cells recommended


#### Implementation

- Veloce computes power for the memory instances by capturing its inputs in the trace uploads
- Power number converted into Register Energy Equivalent (REE) and Register Power Equivalent (RPE)
- Contributions of register, combinational and memory activity are compatible
- > Total activity plot correlates better to power plot
- Enhanced ability to identify power peaks





#### Enhanced Accuracy (Results on customer GPU)




#### **Activity Plot**

- Shows high activity spots in time over long emulation
  - Can use instance list to find power distribution in design hierarchy
- Generate during emulation run
  - hwtrace autoupload on –tracedir {name} -gen activityplot –captureratio <default is 96> activityplot\_options "...."
  - Captureratio 96 means 1k cycles captured every 96k cycles run
  - Other valid values are 1, 8, 16, 32, 256, 512, 1024
  - Smaller ratio would take longer and consume more space
- Generate after emulation run
  - velpc -tracedir <trace\_dir> -instlist <instance\_list\_file>
- To view activity plot created as above
  - velview -powerdir <trace\_dir>
- Can select horizontal (hwtrace settzf <..>) and vertical range





#### **Value Proposition**



#### Breadth of checks

- Static, dynamic and coverage checks for realistic scenarios
- Can address common case where power controller is implemented in SW

#### UPF Support


- Very good UPF 2.x support
- UPF 3.0 support planned for 17.1 release
- Alignment with Questa


						✓ Veloce 3.16.1.7	Veloce 17.1	Ouesta v.?
Command/Query	√i Option	▼ Intro ▼	Legacy *	Deprec.	ARM ×	7	¥	٦,
begin power model		2.1				S	s	?
begin power model	for	2.1				S	S	2
bind checker		1.0				S	S	S
bind checker	arch	2.0				NS	NS	5
bind checker	bind to	2.0				S		s
bind checker	elements	1.0				S	S	s
bind_checker	module	1.0				S	S	s
bind checker	parameters	3.0			Must	NS	R	NS
bind checker	ports	1.0				S	S	5
connect logic net	ports	2.0				S	S	s
connect_logic_net	ports	2.0				S	S	s
connect logic net	reconnect	2.1				S	S	R
connect_supply_net	reconnect	1.0				S	S	S*
connect_supply_net	cells	1.0				S	S	S
connect_supply_net	domain	1.0				S	S	s
connect_supply_net	elements	3.0				NS	NS	
connect supply net	pg type	1.0				S	s	s
connect_supply_net	pins	1.0		2.1		S	S	S
connect_supply_net	ports	1.0		2.1		S	S	S
connect_supply_net	rail connection	1.0		2.1		NP	NP	
connect supply net	vet	1.0		2.1		S	S	S
connect supply set	VCC	2.0				S	S	S
connect_supply_set	connect	2.0				S	S	S
connect supply set	elements	2.0				S	S	S
connect_supply_set	exclude_elements	2.0				S	S	NS
connect supply set	transitive	2.0				S	S	NS NS
create_composite_domain	transitive	2.0				S	S	S
create_composite_domain	subdomains	2.0				S	S	S
create_composite_domain	supply	2.0				S	S	5
create_composite_domain	update	2.0				S	S	S
create hdl2upf vct	update	1.0	_		_	S	S	S
	L. II	1.0				S	S	S
create_hdl2upf_vct	hdl_type table	1.0				S	S	S
create_hdl2upf_vct	table	2.0				S	S	S
create_logic_net	- 1	2.0				S	S	S
create_logic_port	direction					S	S	5
create_logic_port	direction	2.0				S		S
create_power_domain		1.0					S	S
create_power_domain	atomic	2.1			_	S	S	
create_power_domain	available_supplies	2.1				S	S	NS S
create_power_domain	define_func_type	2.0					S	
create_power_domain	elements	1.0				S	S	S



#### **Advanced Debug with Visualizer**

- Visualizer debug environment (common with Questa)
  - UPF objects are available in the variable window
  - PA Domains to summarize UPF data
  - Waveform window displays supplies and power states, link to PathBrowser









Value Proposition

Examples

# DYNAMIC READ WAVEFORM API

#### **Customer Motivation**

- Want to use full SOC design RTL/Gate and run real life stimulus to generate accurate power numbers
  - Power tools use info from fsdb; SAIF doesn't have temporal information
  - Billions of nets for millions of cycles = Large fsdb
  - Compromise with limited nets and functional tests = Low accuracy
- Get a faster implementation independent of FSDB
  - FSDB writing/reading takes a long time
- Desire an end to end flow, where simulation is accelerated as well as wave data can be consumed effectively by Power tool




#### **Speed Improvements: File Based vs. Dynamic Read Waveform API Flow**



Design Description	Design Size	Number of Cycles	File Based Flow	Dynamic Read Waveform API Flow	Speed Improvements
GPU	13M	24 M	20 hours	7 hours	2.85X
CPU Core	45M	3 M	27 hours	12 hours	2.25X
Processor	65M	15 M	51 hours	12 hours	4.25X
PCI Subsystem	42M	11M	40 hours	10 hours	4x
Video Enc-Dec block	25M	0.3	2.1 hours	0.9 hour	2.3x
Video Enc-Dec block	25M	72 M	61 hours	12 hours	5x



## **Existing Use Model : Average/Peak** power






#### **Existing Use Model: Before Integration**

- Veloce compile and run to generate .stw (Or –gen switch for fsdb/saif)
- In Parallel, analyze the design in PowerArtist using RTL/Gate source list with **Elaborate** command to generate .scn file (binary scenario file)
- ecf2wave to convert .stw to .fsdb (velsaif for .saif)
- Invoke PowerArtist and specify the FSDB/SAIF/VCD files to generate GAF (Global Activity File)
- CalculatePower command in PowerArtist to generate power report



#### **Veloce Power Application Flow**





#### **Use Model: Post Integration**

- Start Veloce compile and in Parallel, user can invoke PowerArtist and Elaborate, same as before
- Run Veloce with additional switch for hwtrace autoupload (-gen wave\_stream -instance <..>)
- Invoke PowerArtist with updated tcl file
  - In online mode, it will wait till dataset is generated by Veloce and attach to it during Emulation. Data stream starts as soon as some uploads are available
  - In offline mode, it start immediately as .stw is already available
  - Generates GAF
- **CalculatePower** same as before



#### **Integration Guidelines**


- Make sure that
  - Power-critical signals are included in Veloce

#### waveforms

- Example: Small arrays shouldn't be inferred as memories in RTLC
- Ask user/AE for PowerArtist list of power-critical signals missing activity
- Re-run Veloce ensuring the missing signals are dumped
- Same design setup provided to both, Veloce and

#### **PowerArtist**

- Same source files and defines are used for Veloce and PA
  - Example: Different scan mode setting between Veloce and PA setup
- Black boxes in Veloce are not different from PA
- Inactive edge optimization might affect power numbers







#### **Guidelines**

- Run job should consist of:
  - Velrun on comodel host queue & PowerArtist job to non host queue
  - Since PA run job is not a forked process from comodel host queue , it wont block comodel host after Velrun completes, and will run to completion on its own
- Helpful logs
  - Velwavegen and ecf2wave logs inside <trace dir>.stw/logs/



# Graphis

www.mentor.com