

Formality: Debugging Failing Verifications

CONFIDENTIAL INFORMATION

The following material is being disclosed to you pursuant to a non-disclosure agreement between you or your employer and Synopsys. Information disclosed in this presentation may be used only as permitted under such an agreement.

LEGAL NOTICE

Information contained in this presentation reflects Synopsys plans as of the date of this presentation. Such plans are subject to completion and are subject to change. Products may be offered and purchased only pursuant to an authorized quote and purchase order. Synopsys is not obligated to develop the software with the features and functionality discussed in the materials.

Scope of this Training

- This presentation covers debugging tips for failing verifications
- Other Formality presentations will address
 - Recognizing and addressing verification problems in the UPF flow
 - Debugging and resolving hard verifications
- Labs are included with the training

Agenda


- Debugging Flow
- Frequently Used Debugging Tools
- Common Problems
- Additional Debugging Tools
- Labs

Help!
My verification failed!
Now what do I do?

Debugging Flow

- Step 1: Look at the transcript for clues
- Step 2: Use debugging tools and commands
- Step 3: Identify and resolve problem areas
- Step 4: Try the verification again
- Step 5: Ask for help

Debugging Flow Chart



Y

Look at the Transcript

- Check for simulation/synthesis mismatch errors
- Check RTL interpretation messages in transcript
- Were `full_case` and `parallel_cases` pragmas interpreted?
- Check for black-box warnings in the transcript
- Check for rejected SVF guidance commands
- Check for unmatched compare points
- Unmatched compare points only in implementation? Clock-gating latches?
- Is there a setup problem? Did you disable scan?

Auto Setup Mode

- Reduces the need for debugging
 - A large percentage of failing verifications are “false failures” caused by incorrect or missing setup in Formality
- `set synopsys_auto_setup true`
 - Assumptions made in DC will also be made in FM
 - Increases out-of-the-box (OOTB) verification success rate
 - Use before command: `set_svf file.svf`
- Works with or without SVF, does more with SVF
 - Handles undriven signals like synthesis
 - RTL interpretation like synthesis
 - Auto-enable clock-gating and auto-disable scan (requires SVF)

What Auto Setup Mode Does

- Performs all of the following automatically (and more):
 - `set hdlin_error_on_mismatch_message false`
 - `set hdlin_ignore_parallel_case false`
 - `set hdlin_ignore_full_case false`
 - `set verification_set_undriven_signals synthesis`
 - `set verification_verify_directly_undriven_output false`
- DC places additional setup information in SVF used in this mode
 - Clock-gating notification
 - Disabling scan mode
- Variable and command changes can be overwritten by user
 - Transcript summary shows variable settings
 - Variables will take the last value that was set

Agenda

- Debugging Flow
- Frequently Used Debugging Tools
- Common Problems
- Additional Debugging Tools
- Labs

Frequently Used Debugging Tools

- `analyze_points` command
- Pattern viewer
- Logic cone viewer

Debugging Tools: analyze_points

- Provides possible problem cause and next steps for failing and hard verifications:
 - Unconstrained inputs (scan inputs)
 - Rejected SVF guidance (constants, reg merging, etc)
 - Undriven signals in the reference design
 - Pipelined DesignWare components that have not been retimed automatically
 - Incorrect retention register models in UPF designs
 - Complex datapath modules with related SVF rejections resulting in a hard verification
- New causes are added in future releases

Debugging Tools: analyze_points

- Command `analyze_points`
 - Options for failing verifications: `-failing`, `-all`
 - Takes a single or list of compare points as an argument
- Command `report_analysis_results`
 - Options: `-summary`
- Variable `verification_run_analyze_points`
 - Default value is false
 - When enabled runs `analyze_points -all`

Debugging Tools: analyze_points

```
fm_shell (verify)> analyze_points -failing
```

```
***** Analysis Results *****
```

```
Found 1 Unconstrained Implementation Input
```

```
-----
```

Unmatched input ports in the implementation typically result from test logic insertion. Constraining the unmatched ports to a constant value may correct the failures.

```
-----
```

```
i:/WORK/aes_cipher_top/test_se
```

```
Unmatched in the implementation cones for 20 compare point(s):
```

```
  i:/WORK/aes_cipher_top/text_in_r_reg_112_
```

```
  i:/WORK/aes_cipher_top/us22/sbox2/dreg_reg_2_
```

```
  i:/WORK/aes_cipher_top/us22/sbox2/dreg_reg_4_
```

```
  i:/WORK/aes_cipher_top/us22/sbox2/dreg_reg_7_
```

```
  {...}
```

```
Try adding this command before verify:
```

```
  set_constant i:/WORK/aes_cipher_top/test_se 0
```

```
-----
```

```
-----
```

```
*****
```

```
Analysis Completed
```

Debugging Tools: analyze_points

Formality (R) Console - Synopsys Inc.

File Edit View Designs Run Window Help

Verification Failed

Reference: r:/WORK/top
Implementation: i:/WORK/top

0. Guidance 1. Reference 2. Implementation 3. Setup 4. Match 5. Verify 6. Debug

Failing Points Passing Points Aborted Points Unverified Points Probe Points Analyses

	Type	Reference	Size	Implementation	Size	+/-
1	DFF	/Fp_reg[1]		Fp_reg_1_		
2	DFF	/Fp_reg[4]		Fp_reg_4_		

Number of Failing Points: 2 Display names: ☐ Original ☒ Mapped

Filter:

Analyze Analyze Selected Points

Debugging Tools: analyze_points

Formality (R) Console - Synopsys Inc.

File Edit View Designs Run Window Help

Reference: r:/WORK/top

Implementation: i:/WORK/top

0. Guidance 1. Reference 2. Implementation 3. Setup 4. Match 5. Verify 6. Debug

Failing Points Passing Points Aborted Points Unverified Points Probe Points Analyses

Possible Failure Causes

- Unconstrained Implementation Input (1)
 - i:/WORK/top/test_se**
- Rejected Guidance Type (0)
- Undriven Reference Signal (0)
- Unretimed DesignWare Component (0)
- Missing Retention Register (0)
- Modules With Rejected Datapath Guidance (0)
- Modules With Datapath Components (0)

Description - Unconstrained Implementation Input:
Unmatched input ports in the implementation typically result from test logic insertion. Constraining the unmatched ports to a constant value may correct the failures.

Recommendations:
[i:/WORK/top/test_se](#)
Unmatched in the implementation cones for 2 compare point(s):

- ♦ [i:/WORK/top/Fp_reg_1](#)
- ♦ [i:/WORK/top/Fp_reg_4](#)

Try adding this command before verify:
set_constant [i:/WORK/top/test_se](#) 0

Debugging Tools: Pattern Viewer

- Formality automatically creates sets of vectors to illustrate failure at the compare point
 - These counter-examples are failing patterns
 - Failing patterns are applied on the inputs of each logic cone
 - Proof of non-equivalence performed mathematically
 - No failing patterns exist for passing or hard to verify compare points
- Viewing the logic cone inputs and failing patterns are extremely helpful in debugging

Debugging Tools: Pattern Viewer

Formality (R) Console - Synopsys Inc.

File Edit View Designs Run Window Help

Reference: r:/WORK/mR4000
Implementation: i:/WORK/mR4000

0. Guidance 1. Reference 2. Implementation 3. Setup 4. Match

Failing Points		Passing Points	Aborted Points	Unverified Points	Errors
	Type	Reference	Size	Implementation	
28	DFF	Instruction_reg_8_	3	Instruction_reg_8_	
29	DFF	Instruction_reg_9_	3	Instruction_reg_9_	
30	DFF	Instruction_reg_7_	3	Instruction_reg_7_	
31	DFF	Instruction_reg_0_	3	Instruction_reg_0_	
32	DFF	Instruction_reg_3_	3	Instruction_reg_3_	
33	DFF	ALUOp_reg_1_	195	ALUOp_reg_1_	
34	DFF	ALUSelB_reg_0_	195	ALUSelB_reg_0_	
35	DFF	IRWrite_reg	195	IRWrite_reg	
36	DFF	ALUSelB_reg_1_	195	ALUSelB_reg_1_	

Number of Failing Points: 252 Display names: ☐ Original ☒ Mapped

Filter:

Implementation design: i:/WORK/mR4000
98 Passing compare points
252 Failing compare points
0 Aborted compare points


Log Errors Warnings History Last Command

Formality (verify)>

Ready Shell State: verify

- Show Logic Cones
- Show Selected Cone Sizes
- Show All Cone Sizes
- Show Patterns
- Show Matching Tool
- View Reference Object
- View Implementation Object
- View Reference Source
- View Implementation Source
- Set Don't Verify
- Analyze
- Analyze Selected
- Diagnose
- Diagnose Selected Points
- Copy

Debugging Tools: Pattern Viewer



- Allows quick identification of issues with setup and matching
 - For this example, note failure when scan enable “test_se” has “1” value
 - Try using “set_constant \$impl/test_se 0” to get a successful verification

Debugging Tools: Pattern Viewer

Failing Compare Point
values annotated

Patterns - q_out_reg[0]/q_out_reg[0]

Compare point values for vector 1

R q_out_reg[0] (DFF, Loading 1) SL 1 Const SD 1 CLK 0

I q_out_reg[0] (DFF, Loading 0) D 1 CP 0 TI 0 TE 1

Reference	Implementation	+/-	1	2	3	4	5	6	7	8	9	10	11	12	13
1 test_se	test_se		1	1	1	1	1	1	1	1	1	1	1	1	1
2 pop	pop		0	0	0	0	0	0	0	0	0	0	0	0	0
3 pop_clk	pop_clk		0	0	0	0	0	0	0	0	0	0	0	0	0
4 ..._logic/empty_flag/q_out_reg[0]	..._logic/empty_flag/q_out_reg[0]		1	0	0	0	0	0	0	0	0	0	0	0	0
5 pop_logic/push_count_svd_reg[0]	pop_logic/push_count_svd_reg[0]		0	1	0	1	0	0	1	1	0	0	1	0	0
6 pop_logic/push_count_svd_reg[1]	pop_logic/push_count_svd_reg[1]		1	1	1	0	1	0	0	1	1	0	1	0	0
7 pop_logic/push_count_svd_reg[2]	pop_logic/push_count_svd_reg[2]		1	1	0	1	1	1	0	1	1	0	0	0	1
8 pop_logic/push_count_svd_reg[3]	pop_logic/push_count_svd_reg[3]		1	0	0	1	1	0	0	1	0	0	0	0	0

Ready

Cone Schematics - q_out_reg[0]/q_out_reg[0]

Schematic Edit View Window Help

Color Mode Error Candidates

Reference>>> pop_logic/empty_flag/q_out_reg[0]

pop

pop_logic/pop

pop_logic/empty_flag/q_out_reg[0]

SL 0 1 pop_logic/empty_flag/q_out_reg[0]

SD 1

CLK 0

pop_logic/empty_flag/q_out_reg[0] (SEQ) Loading 1 SL = synchronous load (enable) SD = synchronous data

Ready

Vector annotated in
schematic (logic cone
view)

Debugging Tools: Logic Cone Viewer

Formality (R) Console - Synopsys Inc.

File Edit View Designs Run Window Help

Reference: r:/WORK/mR4000
Implementation: i:/WORK/mR4000

0. Guidance 1. Reference 2. Implementation 3. Setup 4. Match

Failing Points	Passing Points	Aborted Points	Unverified Points	Errors
28	DFF	Instruction_reg_8_	3	Instruction_reg_8_
29	DFF	Instruction_reg_9_	3	Instruction_reg_9_
30	DFF	Instruction_reg_7_	3	Instruction_reg_7_
31	DFF	Instruction_reg_0_	3	Instruction_reg_0_
32	DFF	Instruction_reg_3_	3	Instruction_reg_3_
33	DFF	ALUOp_reg_1_	195	ALUOp_reg_1_
34	DFF	ALUSelB_reg_0_	195	ALUSelB_reg_0_
35	DFF	IRWrite_reg	195	IRWrite_reg
36	DFF	ALUSelB_reg_1_	195	ALUSelB_reg_1_

Number of Failing Points: 252 Display names: ☐ Original ☒ Mapped

Filter:

Implementation design: i:/WORK/mR4000
98 Passing compare points
252 Failing compare points
0 Aborted compare points

Log Errors Warnings History Last Command


Formality (verify)>

Ready Shell State: verify

Menu items:


- Show Logic Cones
- Show Selected Cone Sizes
- Show All Cone Sizes
- Show Patterns
- Show Matching Tool
- View Reference Object
- View Implementation Object
- View Reference Source
- View Implementation Source
- Set Don't Verify
- Diagnose
- Diagnose Selected Points
- Copy Reference Name
- Copy Implementation Name

Debugging Tools: Logic Cone Viewer




Remove failing point input cones with matching values for all patterns.


Debugging Tools: Logic Cone Viewer



Debugging Tools: Logic Cone Viewer



Debugging Tools: Logic Cone Viewer



Debugging Tools: Logic Cone Viewer

The screenshot displays the Logic Cone Viewer interface. The top menu bar includes Schematic, Edit, View, Setup, Window, and Help. Below the menu is a toolbar with various icons for navigation and editing. A status bar at the bottom shows 'Cell Coloring: Standard', 'Net Coloring: Simulation Values', and a red status line with the text 'Reference>>> crc_block/S0/*Logic1*(value = Const 1)'. The main workspace shows a logic diagram with various components and nets. A context menu is open over the diagram, listing actions such as Zoom Full, View, Set Probe, Find, Copy, Prune, and Group. The 'Prune' option is highlighted, and a sub-menu is visible with options like Remove Non-controlling, Remove Equal Valued CP Inputs, Remove Subcone, Isolate Subcone, Isolate Error Candidates, and Return Subcone. The bottom status bar indicates 'Implementation>>> crc_block/S0/q_reg/synch_enable (value = Const 1)'. The diagram shows a logic cone for a specific net, with components like 'crc_block/S0/q_reg' and 'crc_block/S0/q_reg/cell2' visible.

Remove subcones of selected nets.

Pruning Correlation From Logic Cone to Pattern Viewer

The image shows two windows from the Synopsys Design Compiler. The background window is 'Cone Schematics - Display_err_code/Display_err_code', showing a logic cone schematic with components like 'WriteAdd[2]', 'C2', 'C144', and 'Display_err_code'. The foreground window is 'Patterns - Display_err_code/Display_err_code', which is used for comparing reference and implementation values for a specific vector.

In the 'Patterns' window, the 'Filter pruned cone schematic inputs' checkbox is checked and circled in yellow. Below this, a table compares reference and implementation values for five DFFs.

	type	Reference	Implementation	+	1	2	3
1	DFF	PC_reg[24]	PC_reg[24]		0	1	1
2	DFF	register/register0_reg[25]	register/register0_reg[25]		0	0	0
3	DFF	register/register1_reg[25]	register/register1_reg[25]		0	0	1
4	DFF	register/register2_reg[25]	register/register2_reg[25]		0	1	1
5	DFF	register/register3_reg[25]	register/register3_reg[25]		0	1	0

Queued Setup Commands

The screenshot displays a logic design software interface with a menu-driven setup process and a command queue.

Menu Path: The **Setup** menu is open, showing options: Set Constant 0, Set Constant 1, Set Black Box, Set Cutpoint, Set Clock, Remove Black Box, Remove Constant, Remove Cutpoint, and Remove Clock.

Command Queue: A dialog box titled "Command Queue" is open, showing the command: `set constant -type port i:/WORK/aes cipher top/test se 0`. The queue includes buttons for "Clear Queue", "Delete Selected", "Execute Queue", and "Cancel".

Schematic View: The background shows a logic schematic with components like **C285** (AND gate) and **t..._in r** (register).

Implementation View: The bottom section shows the implementation of the **test se** command. It features a signal **test se** connected to a clock input **CLK** of a flip-flop **U2681**. The output **CN** of **U2681** is connected to the clock input **CLK** of another flip-flop **U2678**. The output **CN** of **U2678** is connected to the **bsv_done_reg** signal.

Agenda

- Debugging Flow
- Frequently Used Debugging Tools
- Common Problems
- Additional Debugging Tools
- Labs

Common Problems

- Design Read – Reading/linking libraries or designs
- Match – Incorrectly matched compare points, unmatched compare points, rejected SVF commands, scan mode not disabled
- Verification – Clock-gating circuitry not recognized, logic differences

Design Read

- Problems reading and linking libraries or designs
 - Simulation/synthesis mismatch errors
 - Synthesis pragmas `full_case` and `parallel_case`
 - RTL has instantiated DesignWare components but `hdlin_dwroot` not set
 - Undriven signals
 - Black boxes in one design but not in the other one

Design Read: Simulation/Synthesis Mismatch

- Performs conservative RTL interpretation by default
 - Formality stops processing when detects difference between simulation and synthesis
- Simulation/synthesis mismatch error messages:
 - Warning: /users/training/lab2/rtl/DCT8_final.vhd line 1059*
 - Default initial value of signal will be ignored (FMR_VHDL-1002)*
 - Error: RTL interpretation messages were produced during read.*
 - Verification results may disagree with a logic simulator. (FM-089)*
- Convert error messages into warning messages:
 - > `set hdlin_warn_on_mismatch_message "FMR_VHDL-1002"`
- Set variable before reading in the RTL into a container
- Investigate these differences before tape-out
- Auto Setup Mode uses this global setting
 - `set hdlin_error_on_mismatch_message false`

Design Read: Synthesis Pragmas

- Parallel case and full case synthesis pragmas

```
case (WriteRegSel) // synopsys parallel_case full_case
```

- Formality ignores pragmas by default
 - Same as simulation
- Transcript information after `set_top` completes

```
***** RTL Interpretation Summary *****
```

```
***** Design: r:/WORK/mR4000
```

```
full_case ignored (7 total, 1 with unspecified cases)
```

```
parallel_case ignored (7 total, 1 with overlapping cases)
```

Please refer to the Formality log file for more details,
or execute `report_hdlin_mismatches`.

```
*****
```

Design Read: Synthesis Pragmas

- See article “*full_case parallel_case, the Evil Twins of Verilog Synthesis*” by Clifford Cummings
http://www.sunburst-design.com/papers/CummingsSNUG1999Boston_FullParallelCase.pdf
- Should examine RTL to ensure “case” statements are parallel or fully specified
- Use Formality variables:
`set hdlin_ignore_full_case false`
`set hdlin_ignore_parallel_case false`
- Or, use `set synopsys_auto_setup true`

Synthesis Pragma Issue: Analyze

Formality (R) Console - Synopsys Inc.

File Edit View Designs Run Window Help

Reference: r/WORK/mR4000
Implementation: i/WORK/mR4000

0. Guidance 1. Reference 2. Implementation 3. Setup 4. Match 5. Verify 6. Debug

Failing Points Passing Points Aborted Points Unverified Points Probe Points Analyses

Possible Failure Causes

- Unmatched Cone Input (17)
 - r/WORK/mR4000/state reg 0
 - r/WORK/mR4000/state reg 1
 - r/WORK/mR4000/state reg 2
 - r/WORK/mR4000/state reg 3
 - r/WORK/mR4000/state reg 4
 - r/WORK/mR4000/state reg 5
 - r/WORK/mR4000/state reg 6
 - r/WORK/mR4000/state reg 7
 - r/WORK/mR4000/state reg 8
 - r/WORK/mR4000/state reg 9
 - r/WORK/mR4000/state reg 10
 - r/WORK/mR4000/Instruction req 29
 - r/WORK/mR4000/Instruction req 26
 - r/WORK/mR4000/Instruction req 27
 - r/WORK/mR4000/Instruction req 28
 - r/WORK/mR4000/Instruction req 30
 - r/WORK/mR4000/Instruction req 31

Description - Unmatched Cone Input:
Unmatched cone inputs result either from mismatched compare points or from differences in the logic within the cones. Only unmatched inputs that are suspected of contributing to verification failures are included in the report.
The source of the matching or logical differences may be determined using the schematic, cone and source views.

Recommendations:
[r/WORK/mR4000/state_reg_0](#)
Matched with cell [i/WORK/mR4000/state_reg_0_Δ*dff.00*](#)
Exists in the ref cone but not in the impl cone for 23 compare point(s)

- i/WORK/mR4000/ALUOp_req_0
- i/WORK/mR4000/ALUOp_req_1
- i/WORK/mR4000/ALUSelA_req
- i/WORK/mR4000/ALUSelB_req_1
- i/WORK/mR4000/IRWrite_req
- i/WORK/mR4000/lorD_req
- i/WORK/mR4000/MemWrite_req
- i/WORK/mR4000/MemtoReg_req

Synthesis Pragma Issue: Pattern Viewer

Patterns - ALUOp_reg_0_/ALUOp_reg_0_

File Edit View Window Help

Compare point values for vector 1

R ALUOp_reg_0_ (DFF. Loading 0) SL 1 Const SD 0 CLK 1

I ALUOp_reg_0_/\^*dff.00* (DFF. Loading 1) SL 1 Const SD 1 CLK 1

☒ Filter pruned cone schematic inputs

	Type	Reference	Im
1	DFF	r:/WORK/mR4000/state_reg_0_	
2	DFF	r:/WORK/mR4000/state_reg_1_	
3	DFF	r:/WORK/mR4000/state_reg_2_	
4	DFF	r:/WORK/mR4000/state_reg_3_	
5	DFF	r:/WORK/mR4000/state_reg_4_	
6	DFF	r:/WORK/mR4000/state_reg_5_	
7	DFF	r:/WORK/mR4000/state_reg_6_	
8	DFF	r:/WORK/mR4000/state_reg_7_	
9	DFF	r:/WORK/mR4000/state_reg_10_	
10	DFF	r:/WORK/mR4000/ALUOp_reg_0_	...K/mR4000/ALUOp_reg_0_/\^*dff.00*
11	Port	r:/WORK/mR4000/Clk	i:/WORK/mR4000/Clk
12	Port	r:/WORK/mR4000/Reset	i:/WORK/mR4000/Reset
13	DFF	r:/WORK/mR4000/state_reg_8_	i:/WORK/mR4000/state_reg_8_
14	DFF	r:/WORK/mR4000/state_reg_9_	i:/WORK/mR4000/state_reg_9_

Appears to be a bad logic problem

Ready

Design Read: Instantiated DesignWare

- Set variable `hdlin_dwroot` to top-level of DC installation
 - Example of transcript when variable is not set:

```
fm_shell> set_top chip
Setting top design to 'r:/WORK/chip'
Status:   Elaborating design chip    ...
Status:   Elaborating design pll     ...
Status:   Elaborating design ff      ...
Status:   Elaborating design dp      ...
Warning:  Cannot link cell '/WORK/dp/u0' to its reference design 'DW01_add'. (FE-LINK-2)
Warning:  Cannot link cell '/WORK/dp/u1' to its reference design 'DW01_add'. (FE-LINK-2)
Warning:  Cannot link cell '/WORK/dp/u2' to its reference design 'DW01_add'. (FE-LINK-2)
Warning:  Cannot link cell '/WORK/dp/u3' to its reference design 'DW01_add'. (FE-LINK-2)
Status:   Elaborating design cntrl   ...
Error:    Unresolved references detected during link. (FM-234)
Error:    Failed to set top design to 'r:/WORK/chip' (FM-156)
```

Design Read: Undriven Signals

- Undriven signals may control a downstream compare point which will cause failures
- Transcript information:

(Matching)

Status: Checking designs...

Warning: 603 (21) undriven nets found in reference (implementation) design;
see formality.log for list (FM-399)

...

Unmatched Objects	REF	IMPL

Cut-points (Cut)	603	0

...

(Verification Results)

ATTENTION: 84 failing compare points have unmatched undriven signals in their
reference fan-in. To report such failing points, use
"report_failing_points -inputs unmatched -inputs undriven".
To read about undriven signal handling, use
"man verification_set_undriven_signals".

Undriven Signals: Analyze

Formality (R) Console - Synopsys Inc.

File Edit View Designs Run Window Help

Verification Failed

Reference: r:/WORK/DCT8_final
Implementation: i:/WORK/DCT8_final

0. Guidance 1. Reference 2. Implementation 3. Setup 4. Match 5. Verify 6. Debug

Failing Points Passing Points Aborted Points Unverified Points Probe Points Analyses

Possible Failure Causes

- Undriven Reference Signal (142)
 - r:/WORK/DCT8_final/i0/i3/i0/gm[1]**
 - r:/WORK/DCT8_final/i0/i3/i0/fm[1]
 - r:/WORK/DCT8_final/i0/i3/i0/em[1]
 - r:/WORK/DCT8_final/i0/i3/i0/dm[1]
 - r:/WORK/DCT8_final/i0/i3/i0/qp[1]
 - r:/WORK/DCT8_final/i0/i3/i0/fp[1]
 - r:/WORK/DCT8_final/i0/i3/i0/ep[1]
 - r:/WORK/DCT8_final/i0/i3/i0/dp[1]
 - r:/WORK/DCT8_final/i0/i3/i0/gm[2]
 - r:/WORK/DCT8_final/i0/i3/i0/fm[2]
 - r:/WORK/DCT8_final/i0/i3/i0/em[2]
 - r:/WORK/DCT8_final/i0/i3/i0/dm[2]
 - r:/WORK/DCT8_final/i0/i3/i0/qp[2]
 - r:/WORK/DCT8_final/i0/i3/i0/fp[2]
 - r:/WORK/DCT8_final/i0/i3/i0/ep[2]
 - r:/WORK/DCT8_final/i0/i3/i0/dp[2]
 - r:/WORK/DCT8_final/i0/i3/i0/gm[3]

Description - Undriven Reference Signal:
An undriven signal in the reference design may be caused by either a legitimate 'dont care' condition or an error in the RTL. If an examination of the RTL finds no unexpected undriven signals try '**set verification_set_undriven_signals 0:X**' to match synthesis.

Recommendations:
[r:/WORK/DCT8_final/i0/i3/i0/gm\[1\]](#)
Undriven in the reference cones for 1 compare point(s):

- [r:/WORK/DCT8_final/i0/i3/i2/aout req 1](#)

Undriven Signals: Pattern Viewer

- Failing Pattern Window shows undriven signal names with the text "(originally undriven)"

Patterns - aout_reg_1_/aout_reg_1_

File Edit View Window Help

Compare point values for vector 1

R aout_reg_1_ (DFF. Loading 1) AC 0 AS 0 Const SL 1 Const SD 1 CLK 1


I i0/i3/i2/aout_reg_1_/*dff.00* (DFF0. Loading 0 (Constant)) AC 0 SL 1 Const SD 0 Const CLK 1

☒ Filter pruned cone schematic inputs

	Type	Reference	Implementation	+/
1	DFF	r:/WORK/DCT8_final/i0/i2/address_reg_0_		
2	DFF	r:/WORK/DCT8_final/i0/i2/address_reg_1_		
3	DFF	r:/WORK/DCT8_final/i0/i2/compl_reg		
4	CutNet	r:/WORK/DCT8_final/i0/i3/i0/dm[1] (Originally undriven)		
5	CutNet	r:/WORK/DCT8_final/i0/i3/i0/dp[1] (Originally undriven)		
6	CutNet	r:/WORK/DCT8_final/i0/i3/i0/em[1] (Originally undriven)		
7	CutNet	r:/WORK/DCT8_final/i0/i3/i0/ep[1] (Originally undriven)		
8	CutNet	r:/WORK/DCT8_final/i0/i3/i0/fm[1] (Originally undriven)		
9	CutNet	r:/WORK/DCT8_final/i0/i3/i0/fp[1] (Originally undriven)		
10	CutNet	r:/WORK/DCT8_final/i0/i3/i0/gm[1] (Originally undriven)		
11	CutNet	r:/WORK/DCT8_final/i0/i3/i0/gp[1] (Originally undriven)		
12	Port	r:/WORK/DCT8_final/bit_in_odd		
13	DFF	r:/WORK/DCT8_final/i0/i2/enable0_reg	...K/DCT8_final/i0/i2/enable0_reg	
14	DFF/...	r:/WORK/DCT8_final/i0/i3/i2/aout_reg_1_	...al/i0/i3/i2/aout_reg_1_/*dff.00*	
15	Port	r:/WORK/DCT8_final/clock	i:/WORK/DCT8_final/clock	

1	2	3	4	5	6	7	8
1	0	1	0	1	0	0	1
0	0	1	1	1	0	1	0
1	1	0	0	1	0	1	0
0	1	0	0	0	0	0	0
0	0	0	0	0	1	0	1
1	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1
0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0
0	0	0	0	1	0	0	0
0	0	1	0	0	0	0	0
1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1

Undriven Signals: Logic Cone



Undriven Signals: Variable Settings


- Variable `verification_set_undriven_signals`
 - Default value: `BINARY:X`
- New mode `synthesis` results in fewer failing verifications but will still detect undriven signals in implementation
 - `set verification_set_undriven_signals synthesis`
 - Treats undriven signals:
 - Reference the same as Design Compiler
 - Implementation as binary
- New mode `synthesis` used in Auto Setup Mode
- Command to ignore undriven failures on output ports (common for test output ports)
 - `set_dont_verify -directly_undriven_output`
- For more information try `report_undriven_nets`

Design Read: Black-Box

- Black-boxes are a problem if one container has one and the other container has the design
- Formality can create black-boxes automatically if design is missing
`set_hdlin_unresolved_modules black_box`
- Some design modules have only I/O port declarations without behavior
 - Formality will perform best guess if I/O port direction are not specified
 - Use command `set_direction` to change if needed
- Memory library cells may only contain port and timing arcs

Design Read: Black-Box

- Can specify black-boxes using variable
`set_hdlin_interface_only "SRAM* dram16x8"`
 - Any module beginning with SRAM and the dram16x8 module will become a black-box
- Can use command `set_black_box designID`
- Command `report_black_boxes` shows list of black-boxes
- Note: Variable `verification_verify_unread_bbox_inputs` has default value of `true`



Design Read: Black-Box

- Transcript clues:

```
Status:  Elaborating design wb_dma_wb_slv  0 ...
Status:  Implementing inferred operators...
Status:  Creating black-box designs...
Created technology library 'FM_BBOX' in container 'r' for black-box designs
Created black-box design 'wb_dma_de' in library 'FM_BBOX'
Warning: 1 blackbox designs were created for missing references. (FM-064)
Status:  Attempting to resolve unlinked cells by using black-boxes...
Warning: 585 black-box pins of unknown direction found; see formality.log for list (FM-230)
Top design set to 'r:/WORK/wb_dma_top' with warnings
```

```
***** Matching Results *****
550 Compare points matched by name
0 Compare points matched by signature analysis
0 Compare points matched by topology
216 Matched primary inputs, black-box outputs
430(199) Unmatched reference(implementation) compare points
222(0) Unmatched reference(implementation) primary inputs, black-box outputs
5200(0) Unmatched reference(implementation) unread points
```

Unmatched Objects	REF	IMPL
Black-boxes (BBox)	1	0
Black-box input pins (BBPin)	330	0
Black-box output pins (BBPin)	222	0
Registers	100	199
DFF	0	197

Black-Box: Match Tab

✓ 0. Guidance
✓ 1. Reference
✓ 2. Implementation
3. Setup
4. Match
5. Verify
6. Debug

Compare Rule Setup
User Match Setup
Matched Points
Unmatched Points
Summary

	Reference Object	Type
1	r:/WORK/wb_dma_top/u2/mast1_din[16]	BBPin
2	r:/WORK/wb_dma_top/u2/mast1_din[15]	BBPin
3	r:/WORK/wb_dma_top/u2/mast1_din[14]	BBPin
4	r:/WORK/wb_dma_top/u2/mast1_din[13]	BBPin
5	r:/WORK/wb_dma_top/u2/mast1_din[12]	BBPin
6	r:/WORK/wb_dma_top/u2/mast1_din[11]	BBPin
7	r:/WORK/wb_dma_top/u2/mast1_din[10]	BBPin
8	r:/WORK/wb_dma_top/u2/mast1_din[0]	BBPin
9	r:/WORK/wb_dma_top/u2/mast1_adr[9]	BBPin
10	r:/WORK/wb_dma_top/u2/mast1_adr[8]	BBPin
11	r:/WORK/wb_dma_top/u2/mast1_adr[7]	BBPin
12	r:/WORK/wb_dma_top/u2/mast1_adr[6]	BBPin
13	r:/WORK/wb_dma_top/u2/mast1_adr[5]	BBPin

Set
User
Match

+ - ?

	Implementation Object	Type
121	i:/WORK/wb_dma_top/u2/mast1_adr_reg_16	DFF
122	i:/WORK/wb_dma_top/u2/mast1_adr_reg_17	DFF
123	i:/WORK/wb_dma_top/u2/mast1_adr_reg_18	DFF
124	i:/WORK/wb_dma_top/u2/mast1_adr_reg_19	DFF
125	i:/WORK/wb_dma_top/u2/mast1_adr_reg_20	DFF
126	i:/WORK/wb_dma_top/u2/mast1_adr_reg_21	DFF
127	i:/WORK/wb_dma_top/u2/mast1_adr_reg_22	DFF
128	i:/WORK/wb_dma_top/u2/mast1_adr_reg_23	DFF
129	i:/WORK/wb_dma_top/u2/mast1_adr_reg_24	DFF
130	i:/WORK/wb_dma_top/u2/mast1_adr_reg_25	DFF
131	i:/WORK/wb_dma_top/u2/mast1_adr_reg_26	DFF
132	i:/WORK/wb_dma_top/u2/mast1_adr_reg_27	DFF
133	i:/WORK/wb_dma_top/u2/mast1_adr_reg_28	DFF

Number of unmatched reference points: 651 Number of unmatched implementation points: 199 Display names: ☒ Original ☐ Mapped

Run Matching

Black-Box: Analyze

✓ 0. Guidance ✓ 1. Reference ✓ 2. Implementation 3. Setup 4. Match 5. Verify 6. Debug

Failing Points Passing Points Aborted Points Unverified Points Probe Points Analyses

Possible Failure Causes

Unmatched Cone Input (63)

```
r:/WORK/wb dma top/u2/de adr1 we
i:/WORK/wb dma top/u2/adr1 cnt req 14 ^*dff.00\*
i:/WORK/wb dma top/u0/u0/ch adr1 r req 14 ^*d...
i:/WORK/wb dma top/u3/u0/mast dout req 16 ^*...
i:/WORK/wb dma top/rst i
i:/WORK/wb dma top/u2/adr1 cnt req 15 ^*dff.00\*
i:/WORK/wb dma top/u0/u0/ch adr1 r req 15 ^*d...
i:/WORK/wb dma top/u3/u0/mast dout req 17 ^*...
i:/WORK/wb dma top/u2/adr1 cnt req 16 ^*dff.00\*
i:/WORK/wb dma top/u0/u0/ch adr1 r req 16 ^*d...
i:/WORK/wb dma top/u3/u0/mast dout req 18 ^*...
i:/WORK/wb dma top/u2/adr1 cnt req 17 ^*dff.00\*
i:/WORK/wb dma top/u0/u0/ch adr1 r req 17 ^*d...
i:/WORK/wb dma top/u3/u0/mast dout req 19 ^*...
r:/WORK/wb dma top/u2/dma done all
i:/WORK/wb dma top/u2/chunk cnt req 6 ^*dff.00\*
i:/WORK/wb dma top/u2/chunk cnt req 7 ^*dff.00\*
```

Description - Unmatched Cone Input:

Unmatched cone inputs result either from mismatched compare points or from differences in the logic within the cones. Only unmatched inputs that are suspected of contributing to verification failures are included in the report.

The source of the matching or logical differences may be determined using the schematic, cone and source views.

Recommendations:

[r:/WORK/wb_dma_top/u2/de_adr1_we](#)

Is globally unmatched affecting 4 compare point(s):

- [i:/WORK/wb dma top/u0/u0/ch adr1 r req 14](#)
- [i:/WORK/wb dma top/u0/u0/ch adr1 r req 15](#)
- [i:/WORK/wb dma top/u0/u0/ch adr1 r req 16](#)
- [i:/WORK/wb dma top/u0/u0/ch adr1 r req 17](#)

Black-Box: Pattern Viewer

Pattern: ch_adr1_r_reg_0/ch_adr1_r_reg_0_

File Edit View Window Help

Compare point values for vector 1

R ch_adr1_r_reg_0 (DFF, Holding 0) SL 0 SD 0 CLK 1

I u0/u0/ch_adr1_r_reg_0_/*dff.00/* (DFF, Loading 1) SL 1 Const SD 1 CLK 1

☒ Filter pruned cone schematic inputs

	Type	Reference	Imp	+/-	1	2	3	4	5
10	Pin	r:/WORK/wb_dma_top/u2/de_adr1[2]			0	0	0	0	
11	Pin	r:/WORK/wb_dma_top/u2/de_adr1_we			0	0	0	0	
12	Pin	r:/WORK/wb_dma_top/u2/dma_busy			0	0	0	0	
13	DFF		i:/WORK/wb_dma_top/u2/state_reg_9_		0	0	0	0	
14	DFF		i:/WORK/wb_dma_top/u2/state_reg_10_		0	0	0	0	
15	DFF		...ORK/wb_dma_top/u3/u0/mast_dout_reg_2_		1	1	1	1	
16	DFF		i:/WORK/wb_dma_top/u2/adr1_cnt_reg_0_		0	0	0	0	
17	DFF		i:/WORK/wb_dma_top/u2/state_reg_0_		0	0	0	0	
18	DFF		i:/WORK/wb_dma_top/u2/state_reg_8_		0	0	0	0	
19	DFF		i:/WORK/wb_dma_top/u2/state_reg_1_		0	0	0	0	
20	DFF		i:/WORK/wb_dma_top/u2/state_reg_6_		0	0	0	0	
21	DFF		i:/WORK/wb_dma_top/u2/state_reg_5_		0	0	1	0	
22	DFF		i:/WORK/wb_dma_top/u2/state_reg_7_		1	1	0	0	
23	DFF		i:/WORK/wb_dma_top/u2/state_reg_2_		0	0	0	0	

Note the unmatched pin inputs

Match

- Unmatched or incorrectly matched compare points
- Rejected SVF commands

Unmatched Compare Points

- Incompletely matched logic cone inputs will lead to a failing verification of the compare point
- Successful use of guidance information from DC SVF should provide complete matching “out of the box”
 - change_names, group, ungroup, and uniquify
- Examine “Matching Results” summary table in the transcript for obvious matching issues
- Some unmatched points are expected
 - Constant registers may be optimized away
 - Test inputs (primary inputs or registers)

Unmatched Compare Points

***** Matching Results *****

24774 Compare points matched by name

66 Compare points matched by signature analysis

0 Compare points matched by topology

1837 Matched primary inputs, black-box outputs

805(977) Unmatched reference(implementation) compare points

0(0) Unmatched reference(implementation) primary inputs, black-box outputs

26841(0) Unmatched reference(implementation) unread points

Unmatched Objects

	REF	IMPL
Cut-points (Cut)	68	0
Registers	737	977
DFF	72	0
Clock-gate LAT	0	959
Constant 0	659	0
Constant 1	6	18

These undriven signals
may cause problems

These unmatched registers
might be a problem (or may
be okay)

No problem with these
unmatched registers

Unmatched Compare Points

- Points matched by signature analysis may indicate that SVF content was missing or rejected
 - Note: Signature analysis matching may compensate for missing SVF matching guidance. However, missing or rejected SVF content may lead to other verification issues
- Cut-points (Cut) listed as unmatched REF objects usually indicate the existence of undriven signals
- Large numbers of unmatched latches may indicate the presence of clock-gating

Unmatched Compare Points: Pattern Viewer

- Examine “Pattern Display” window in the GUI when debugging a failed point to check for matching issues

Patterns - MChkErrCode_reg[0]/MChkErrCode_reg[0]

File Edit View Window Help

Compare point values for vector 1

R MChkErrCode_reg[0] (DFF, Loading 0)

I MChkErrCode_reg[0] (DFF, Loading 1)

D 0 CP 0 CR 1 Const LD 0

Note the constantly inverted input pattern. These signals may need to be matched together.

Reference	Implementation	+/-
r/WORK/bul2i/MChkEn_reg	i/WORK/bul2i/fred_reg	
r/WORK/bul2i/BUTLB_SrbData[0]	i/WORK/bul2i/BUTLB_SrbData[0]	
r/WORK/bul2i/BUTLB_SrbWrite	i/WORK/bul2i/BUTLB_SrbWrite	
r/WORK/bul2i/Buil2TagErrDc_d1_reg	i/WORK/bul2i/Buil2TagErrDc_d1_reg	
r/WORK/bul2i/Buil2TagErrEvt_d1_reg	i/WORK/bul2i/Buil2TagErrEvt_d1_reg	
r/WORK/bul2i/Buil2TagErrFatal_d1_reg	i/WORK/bul2i/Buil2TagErrFatal_d1_reg	

1	2	3	4	5	6	7	8
0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1
0	0	0	0	1	0	0	0
0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1

Ready

GUI Unmatched Point Report

Formality (R) Console - Synopsys Inc.

File Edit View Designs Run Window Help

Verification Failed

Reference: r:/WORK/tv80s
Implementation: i:/WORK/tv80s

0. Guidance 1. Reference 2. Implementation 3. Setup 4. Match 5. Verify 6. Debug

Compare Rule Setup User Match Setup Matched Points Unmatched Points Summary

	Reference Object	Type
1	i_tv80_core/ACC_reg[0]	DFF
2	i_tv80_core/ACC_reg[1]	DFF
3	i_tv80_core/ACC_reg[2]	DFF
4	i_tv80_core/ACC_reg[3]	DFF
5	i_tv80_core/ACC_reg[4]	DFF
6	i_tv80_core/ACC_reg[5]	DFF
7	i_tv80_core/ACC_reg[6]	DFF
8	i_tv80_core/ACC_reg[7]	DFF
9	i_tv80_core/ALU_Op_r_reg[0]	DFF
10	i_tv80_core/ALU_Op_r_reg[1]	DFF
11	i_tv80_core/ALU_Op_r_reg[2]	DFF

Create a compare rule

Set User Match

	Implementation Object	Type
1	ACC_reg_0_	DFF
2	ACC_reg_1_	DFF
3	ACC_reg_2_	DFF
4	ACC_reg_3_	DFF
5	ACC_reg_4_	DFF
6	ACC_reg_5_	DFF
7	ACC_reg_6_	DFF
8	ACC_reg_7_	DFF
9	ALU_Op_r_reg_0_	DFF
10	ALU_Op_r_reg_1_	DFF
11	ALU_Op_r_reg_2_	DFF

Select two points and set match

Number of unmatched reference points: 314 Number of unmatched implementation points: 351 Display names: Original Mapped

Filter on reference list: Filter on implementation list:

Run Matching

Unmatched Compare Points

- Compare rules
 - If SVF is missing or is rejected
 - Easier to globally remove part of the path name of compare points:
 - Ref: r:/WORK/tv80s/**i_tv80_core**/ALU_Op_r_reg[0]
 - Impl: i:/WORK/tv80s/ALU_Op_r_reg_0_
`set_compare_rule $ref -from {i_tv80_core} -to {}`
 - Formality tries different bus-bit delimiters automatically
 - No need to specify `reg[0]` versus `reg_0_`
- Command `set_user_match`

SVF Command Rejections Causing Failures

- `guide_fsm_reencoding` (if exists and is ignored – default mode)
- `guide_inv_push`
- `guide_multiplier` (when applied to DW_multp)
- `guide_reg_constant`
- `guide_reg_duplication`
- `guide_reg_merging`
- `guide_retiming`*
- `guide_scan`* (if you are using Auto Setup Mode)

Command: report_guidance –summary

***** Guidance Summary *****

Command	Status				
	Accepted	Rejected	Unsupported	Unprocessed	Total

architecture_netlist:	786	0	0	0	786
boundary :	3062	0	0	0	3062
boundary_netlist :	782	0	0	0	782
change_names :	29410	15021	0	0	44431
constraints :	1314	107	0	0	1421
datapath :	2945	117	0	0	3062
environment :	7	0	0	0	7
implementation :	50	0	0	0	50
instance_map :	2218	143	0	0	2361
inv_push :	1098	1	0	0	1099
merge :	2756	101	0	0	2857
multiplier :	901	130	0	0	1031
reg_constant :	10756	0	0	0	10756
reg_merging :	2215	0	0	0	2215
rename_design :	33	1	0	0	34
replace :	11402	466	0	0	11868
scan_input :	0	6	0	0	6
ungroup :	582	17	0	2	601
uniquify :	2838	220	0	0	3058
ununiquify :	1	0	0	0	1

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

Rejected SVF Commands

- Use command `report_svf_operation` to isolate the problem
- If naming concordance problem, modify SVF manually

```
fm_shell (verify)> report_svf_operation -status rejected r:/WORK/aes_cipher_top/us10/sbox1/dreg_reg_*_

## SVF Operation 16 (Line: 128) - inv_push. Status: rejected
## Operation Id: 16
guide_inv_push \
  -design { aes_cipher_top } \
  -register { badname_ld_r_reg }

Info: guide_inv_push 16 (Line: 128) Cannot find register 'badname_ld_r_reg'..
```

Modifying SVF

- Design Compiler default name: `default.svf`
 - Compressed binary file
- DC and Formality use command `set_svf`
 - Formality automatically converts to ASCII
 - Located under: `./formality_svf/svf.txt`
- Modify ASCII file to address naming concordance issues:
`unix> cp -r formality_svf debug_svf`
`unix> vi debug_svf/svf.txt`
Change name of object (see next slide)
`fm_shell> set_svf debug_svf/svf.txt`


Modifying SVF

- Change SVF to match Formality
 - Use favorite text editor to change SVF name to match Formality name
- Or, change Formality to match SVF
 - Use guidance commands
 - `guide_change_names` (instance name change)
 - `guide_rename_design` (design name change)
 - Add to ASCII SVF

SVF Command: `guide_fsm_reencoding`

- Finite State Machine re-encoding
 - Typically a FPGA only optimization
 - State registers and state encodings are captured in SVF
 - SVF content for FSMs is ignored by default because Formality cannot validate it
 - User should confirm that the original state information is complete and accurate
 - To enable:
`set svf_ignore_unqualified_fsm_information false`

Register Phase Inversion



... Aligned Cone

- Phase inversion
 - Moves inversions across register boundaries to improve performance and area
- Phase inversion impact
 - Logic cone pairs are no longer functionally equivalent
 - Verification will fail, a false difference
- Fully supported in SVF Flow

SVF Command: `guide_inv_push`

- DC Ultra automatically pushes inversions across register boundaries to improve QoR
- SVF flow is necessary for verification
 - DC lists the impacted registers in the SVF
 - Formality applies the `set_inv_push` command to them
 - No additional user action is required

Inversion Push: Analyze

The screenshot displays the Formality (R) Console interface. At the top, the title bar reads "Formality (R) Console - Synopsys Inc.". Below the title bar is a menu bar with "File", "Edit", "View", "Designs", "Run", "Window", and "Help". A toolbar with various icons is located below the menu bar. On the right side of the toolbar, a red status indicator says "Verification Failed".

The main area of the console shows the "Reference:" field set to "r:/WORK/aes_cipher_top" and the "Implementation:" field set to "i:/WORK/aes_cipher_top". Below these fields is a progress bar with six steps: "0. Guidance", "1. Reference", "2. Implementation", "3. Setup", "4. Match", "5. Verify", and "6. Debug". Steps 0, 1, and 2 are marked with green checkmarks.

Below the progress bar is a tabbed interface with "Failing Points", "Passing Points", "Aborted Points", "Unverified Points", "Probe Points", and "Analyses". The "Failing Points" tab is selected, showing a list of "Possible Failure Causes". The first item in the list is "Rejected Guidance Command (1)", which is expanded to show "inv_push". Other failure causes listed include "Unconstrained Implementation Input (0)", "Unmatched Cone Input (0)", "Undriven Reference Signal (0)", "Directly Undriven Reference Port (0)", "Unmatched Blackbox Net (0)", "Failing Blackbox Net (0)", "Unretimed DesignWare Component (0)", "Missing Retention Register (0)", "X Propagation to Implementation Compare Point (0)", "Rejected Datapath Guidance Module (0)", and "Hard Datapath Component Module (0)".

To the right of the failure list, a "Description - Rejected Guidance Command:" section explains that the rejection of some SVF guidance commands will almost invariably cause verification failures. It provides the command: `'report_svf_operation -status rejected -command command_name'`. Below this, a "Recommendations:" section suggests the command: `inv_push`.


At the bottom of the console, a log window shows the following text:

```
## SVF Operation 16 (Line: 128) - inv_push. Status: rejected
## Operation Id: 16
guide_inv_push \
  -design { aes_cipher_top } \
  -register { badname_ld_r_reg }

Info: guide_inv_push 16 (Line: 128) Cannot find register 'badname_ld_r_reg'..
```

Below the log window is a row of buttons: "Log", "Errors", "Warnings", "History", and "Last Command". At the very bottom, the prompt "Formality (verify)>" is visible.

Inversion Push: Logic Cone



SVF Command: `guide_reg_constant`

- Constant registers
 - How to detect them:
 - Unmatched DFF in REF matching summary table
 - Unmatched register input in reference logic cone displayed in pattern window...failing patterns showing constant value
 - What to do:
 - Always use SVF guidance file
 - Create your own “`guide_reg_constant`” command
 - Formality will validate before using constant
 - Use `set_constant` command if you know register is constant
 - Validate with verification against a constant0 or constant1
- ```
verify r:/WORK/top/potentially_constant_reg -constant0
```



# SVF Command: `guide_reg_constant`

- Note about SVF constant register processing
  - SVF command `guide_reg_constant` is only an assertion that the register is constant
  - Formality verifies the constant before using the guidance
  - If the constant value cannot be proven the guidance is rejected
    - Register will remain in the reference design
- Infrequently concordance naming issues between Design Compiler and Formality prevent processing of `guide_reg_constant` guidance
  - SVF text file may be edited to change module names to match Formality

# Undetected Constant Register: Pattern Viewer and Logic Cone

Patterns - q\_reg/q\_reg

File Edit View Window Help


Compare point values for vector 1

**R** q\_reg (DFF, Loading 0) SL 1 Const SD 0 CLK 1

**I** crc\_block/S0/q\_reg^dff.00\\* (DFF, Loading 1) SL 1 Const SD 1 CLK 1

☒ Filter pruned cone schematic inputs

|   | Type | Reference                             | Implementation                               | +/- | 1 | 2 |
|---|------|---------------------------------------|----------------------------------------------|-----|---|---|
| 1 | DFF  | r:/WORK/crc_insert/rs_crcblock_reg    |                                              |     | 0 | 0 |
| 2 | Port | r:/WORK/crc_insert/clk                | i:/WORK/crc_insert/clk                       |     | 1 | 1 |
| 3 | DFF  | r:/WORK/crc_insert/crc_block/S0/q_reg | ...RK/crc_insert/crc_block/S0/q_reg^dff.00\* |     | 0 | 0 |
| 4 | DFF  | r:/WORK/crc_insert/crc_block/S3/q_reg | i:/WORK/crc_insert/crc_block/S3/q_reg        |     | 1 | 0 |
| 5 | Port | r:/WORK/crc_insert/data_fas           | i:/WORK/crc_insert/data_fas                  |     | 0 | 1 |



# SVF Command: `guide_reg_merging`

- Design Compiler may merge registers together and place information in SVF
- Potential workarounds other than fixing naming concordance in SVF are complex
  - Submit STAR

# Register Merging: Analyze

The screenshot displays the Formality (R) Console interface. At the top, the title bar reads 'Formality (R) Console - Synopsys Inc.'. Below the title bar is a menu bar with 'File', 'Edit', 'View', 'Designs', 'Run', 'Window', and 'Help'. A toolbar with various icons is positioned below the menu bar. On the right side of the toolbar, a red button indicates 'Verification Failed'.

The main workspace is divided into several sections. At the top, there are input fields for 'Reference: r:/WORK/mR4000' and 'Implementation: i:/WORK/mR4000'. Below these are six tabs: '0. Guidance', '1. Reference', '2. Implementation', '3. Setup', '4. Match', '5. Verify', and '6. Debug'. The '2. Implementation' tab is currently selected.

Below the tabs, there are six sub-tabs: 'Failing Points', 'Passing Points', 'Aborted Points', 'Unverified Points', 'Probe Points', and 'Analyses'. The 'Failing Points' sub-tab is active, showing a tree view of 'Possible Failure Causes'. The tree includes 'Unmatched Cone Input (1)', 'Rejected Guidance Command (1)', 'Unconstrained Implementation Input (0)', 'Undriven Reference Signal (0)', 'Directly Undriven Reference Port (0)', 'Unmatched Blackbox Net (0)', 'Failing Blackbox Net (0)', 'Unretimed DesignWare Component (0)', 'Missing Retention Register (0)', 'X Propagation to Implementation Compare Point (0)', 'Rejected Datapath Guidance Module (0)', and 'Hard Datapath Component Module (0)'. The 'Rejected Guidance Command (1)' item is expanded, showing 'reg\_merging'.

To the right of the tree view, a 'Description - Rejected Guidance Command:' section explains that the rejection of some SVF guidance commands will almost invariably cause verification failures. It provides a command: `'report_svf_operation -status rejected -command command_name'`. Below this, a 'Recommendations:' section lists 'reg\_merging'.

At the bottom of the console, a command prompt shows the following text:

```
1
Formality (verify)> report_svf_operation -status rejected -command reg_merging

SVF Operation 16 (Line: 121) - reg_merging. Status: rejected
Operation Id: 16
guide_reg_merging \
 -design { mCtrl } \
 -from { PCSource_reg_0 } \
 -to { ALUOp_reg[0] }

Info: guide_reg_merging 16 (Line: 121) Cannot find reference cell 'PCSource_reg_0'.
```

Below the command prompt, there are four buttons: 'Log', 'Errors', 'Warnings', and 'History'. The 'Log' button is currently selected.



# Register Merging: Pattern Viewer

Patterns - PC\_reg\_0/PC\_reg\_0\_

File Edit View Window Help

Compare point values for vector 1

**R** PC\_reg\_0\_ (DFF, Holding 0) AC 0 AS 0 Const SL 0 SD X CLK 1

**I** PC\_reg\_0\_ ^\*dff.00\\* (DFF, Loading 1) AC 0 SL 1 Const SD 1 CLK 1



☒ Filter pruned cone schematic inputs

|    | Type | Reference                            | Implementation                     | +/- | 1 | 2 | 3 | 4 | 5 | 6 |
|----|------|--------------------------------------|------------------------------------|-----|---|---|---|---|---|---|
| 1  | DFF  | r:/WORK/mR4000/cntrl/PCSource_reg[0] | i:/WORK/mR4000/clk                 |     | 1 | 1 | 1 | 0 | 1 | 1 |
| 2  | Port | r:/WORK/mR4000/clk                   | i:/WORK/mR4000/clk                 |     | 1 | 1 | 1 | 1 | 1 | 1 |
| 3  | DFF  | r:/WORK/mR4000/Instruction_reg_0_    | i:/WORK/mR4000/Instruction_reg_0_  |     | 1 | 1 | 1 | 1 | 1 | 1 |
| 4  | DFF  | r:/WORK/mR4000/Instruction_reg_1_    | i:/WORK/mR4000/Instruction_reg_1_  |     | 1 | 1 | 0 | 1 | 1 | 0 |
| 5  | DFF  | r:/WORK/mR4000/Instruction_reg_2_    | i:/WORK/mR4000/Instruction_reg_2_  |     | 0 | 1 | 0 | 1 | 1 | 0 |
| 6  | DFF  | r:/WORK/mR4000/Instruction_reg_3_    | i:/WORK/mR4000/Instruction_reg_3_  |     | 0 | 0 | 0 | 1 | 1 | 1 |
| 7  | DFF  | r:/WORK/mR4000/Instruction_reg_4_    | i:/WORK/mR4000/Instruction_reg_4_  |     | 0 | 1 | 1 | 0 | 0 | 1 |
| 8  | DFF  | r:/WORK/mR4000/Instruction_reg_5_    | i:/WORK/mR4000/Instruction_reg_5_  |     | 0 | 1 | 0 | 0 | 1 | 0 |
| 9  | DFF  | r:/WORK/mR4000/Instruction_reg_6_    | i:/WORK/mR4000/Instruction_reg_6_  |     | 1 | 1 | 1 | 1 | 0 | 1 |
| 10 | DFF  | r:/WORK/mR4000/Instruction_reg_7_    | i:/WORK/mR4000/Instruction_reg_7_  |     | 0 | 0 | 1 | 0 | 0 | 1 |
| 11 | DFF  | r:/WORK/mR4000/Instruction_reg_8_    | i:/WORK/mR4000/Instruction_reg_8_  |     | 1 | 0 | 1 | 0 | 0 | 1 |
| 12 | DFF  | r:/WORK/mR4000/Instruction_reg_9_    | i:/WORK/mR4000/Instruction_reg_9_  |     | 0 | 0 | 0 | 0 | 0 | 1 |
| 13 | DFF  | r:/WORK/mR4000/Instruction_reg_10_   | i:/WORK/mR4000/Instruction_reg_10_ |     | 0 | 1 | 1 | 0 | 1 | 0 |
| 14 | DFF  | r:/WORK/mR4000/Instruction_reg_11_   | i:/WORK/mR4000/Instruction_reg_11_ |     | 1 | 1 | 0 | 0 | 1 | 1 |
| 15 | DFF  | r:/WORK/mR4000/Instruction_reg_12_   | i:/WORK/mR4000/Instruction_reg_12_ |     | 0 | 1 | 1 | 0 | 0 | 1 |
| 16 | DFF  | r:/WORK/mR4000/Instruction_reg_13_   | i:/WORK/mR4000/Instruction_reg_13_ |     | 0 | 0 | 0 | 0 | 0 | 0 |

# SVF Command: guide\_retiming

- Retimed designs result from DC commands:  
`optimize_registers` or `compile_ultra -retime`
  - Improves timing of design
- Use SVF verification flow to verify retimed designs
  - Use of old flow (`set_parameter -retime designID`) will disable SVF retiming flow
- Successful verification with retiming depends on SVF guidance acceptance

# The Retiming Challenge




... Aligned Cone    ... Cannot be Aligned


- Equivalency checking bounds logic between registers
  - Functionally tractable verification
  - Bounded logic is called “logic cone”
  - Cones between designs are aligned then verified
- The Retiming Impact
  - Loss of logic cone correlation
  - Cones that do align are no longer functionally equivalent
  - Verification cannot succeed

# SVF Retiming Guidance


Original Reference Logic




Addition of Virtual Wire



Duplicate Register Optimization



# Retiming Verification



- Logic cones now align
- All logic is verified
- Retiming verification is a reality only in Formality

Whitepaper: <http://www.synopsys.com/cgi-bin/verification/pdfr1.cgi?retimingwp.pdf>

# SVF Command: `guide_scan_input`

- In Auto Setup Mode, Formality uses `guide_scan_input` to disable scan automatically
- Use command `set_constant` to disable scan mode manually

# Scan Disable: Analyze

Formality(R) Console - Synopsys Inc.

File Edit View Designs Run Window Help

Reference: r:/WORK/aes\_cipher\_top  
Implementation: i:/WORK/aes\_cipher\_top

0. Guidance 1. Reference 2. Implementation 3. Setup 4. Match 5. Verify 6. Debug

Failing Points Passing Points Aborted Points Unverified Points Probe Points Analyses

Possible Failure Causes

- Unconstrained Implementation Input (1)
  - i:/WORK/aes\_cipher\_top/test\_se
- Unmatched Cone Input (0)
- Rejected Guidance Command (0)
- Undriven Reference Signal (0)
- Directly Undriven Reference Port (0)
- Unmatched Blackbox Net (0)
- Failing Blackbox Net (0)
- Unretimed DesignWare Component (0)
- Missing Retention Register (0)
- X Propagation to Implementation Compare Point (0)
- Rejected Datapath Guidance Module (0)
- Hard Datapath Component Module (0)

**Description - Unconstrained Implementation Input:**  
Unmatched input ports in the implementation typically result from test logic insertion. Constraining the unmatched ports to a constant value may correct the failures.

**Recommendations:**  
[i:/WORK/aes\\_cipher\\_top/test\\_se](#)  
Unmatched in the implementation cones for 20 compare point(s):

- i:/WORK/aes\_cipher\_top/text in r req 112
- i:/WORK/aes\_cipher\_top/text in r req 113
- i:/WORK/aes\_cipher\_top/text in r req 114
- i:/WORK/aes\_cipher\_top/text in r req 115
- i:/WORK/aes\_cipher\_top/text in r req 116
- i:/WORK/aes\_cipher\_top/text in r req 117
- i:/WORK/aes\_cipher\_top/text in r req 118
- i:/WORK/aes\_cipher\_top/text in r req 119
- i:/WORK/aes\_cipher\_top/text in r req 56
- i:/WORK/aes\_cipher\_top/text in r req 57
- i:/WORK/aes\_cipher\_top/text in r req 58
- i:/WORK/aes\_cipher\_top/text in r req 59

Try adding this command before verify:  
set\_constant i:/WORK/aes\_cipher\_top/test\_se 0

Log Errors Warnings History Last Command

# Scan Disable: Pattern Viewer

- Unmatched inputs to logic cone require user setup

Patterns - text\_in\_r\_reg\_112\_/text\_in\_r\_reg\_112\_

File Edit View Window Help

Compare point values for vector 1

**R** text\_in\_r\_reg\_112\_ (DFF, Holding 1) SL 0 SD 0 CLK 1

**I** text\_in\_r\_reg\_112\_/\*dff.00\\* (DFF, Loading 0) SL 1 Const SD 0 CLK 1

☒ Filter pruned cone schematic inputs

|   | Type  | Reference                          | Implementation                        | +/- | 1 | 2 | 3 | 4 | 5 |
|---|-------|------------------------------------|---------------------------------------|-----|---|---|---|---|---|
| 1 | Port  |                                    | i:/WORK/aes_cipher_top/test se        |     | 1 | 1 | 1 | 1 |   |
| 2 | DFF   |                                    | es_cipher_top/text_in_r_reg_111       |     | 0 | 1 | 1 | 1 |   |
| 3 | LATCG |                                    | ...r_top/clk_gate_text in r reg/latch |     | 0 | 0 | 0 | 0 |   |
| 4 | DFF   | ...K/aes_cipher_top/bsv_done_reg   | ...K/aes_cipher_top/bsv_done_reg      |     | 0 | 0 | 0 | 1 |   |
| 5 | Port  | r:/WORK/aes_cipher_top/clk         | i:/WORK/aes_cipher_top/clk            |     | 1 | 1 | 1 | 1 |   |
| 6 | Port  | r:/WORK/aes_cipher_top/ld          | i:/WORK/aes_cipher_top/ld             |     | 0 | 0 | 1 | 1 |   |
| 7 | Port  | ...ORK/aes_cipher_top/text_in[112] | ...ORK/aes_cipher_top/text_in[112]    |     | 0 | 0 | 0 | 0 |   |
| 8 | DFF   | ...es_cipher_top/text_in_r_reg_112 | ..._top/text_in_r_reg_112_/*dff.00\*  |     | 1 | 0 | 0 | 0 |   |

Note the row of 1's. Use set\_constant to set to 0.



# Verification


- Clock-gating circuitry not recognized
- Logic differences

# Clock-Gating: Why Is It an Issue?


- Without intervention failing compare points will result
  - Compare points created for clock-gating latches
    - These compare point do not have matching point in the other design and will fail
  - The logic feeding the clock input of the register bank has changed
    - The register bank compare points will fail

# Clock-Gating: Description

Before Clock-Gating



After Clock-Gating



# Clock-Gating: Verification Solution

- Use variable

`set verification_clock_gate_hold_mode low`

- Use option `low` or `any` if clock-gating net drives the clock pin of positive edge-triggered DFF
- If clock-gating net also drives primary outputs or black-box inputs use option `collapse_all_cg_cells`
- Use `set_clock` command to identify the primary input clock net if clock-gating cells do not drive any clock pin of a DFF
- Auto Setup Mode will enable clock-gating automatically
- Use new variable if clock-gating verification issues continue

`set verification_clock_gate_edge_analysis true`

# Clock-gating Not Recognized: Match

Formality (R) Console - Synopsys Inc.

File Edit View Designs Run Window Help

Verification Inconclusive

Reference: r:/WORK/tv80s

Implementation: i:/WORK/tv80s

0. Guidance 1. Reference 2. Implementation 3. Setup 4. Match 5. Verify 6. Debug

Compare Rule Setup User Match Setup Matched Points Unmatched Points Summary

| Reference Object | Type | Implementation Object                             | Type |
|------------------|------|---------------------------------------------------|------|
|                  |      | 1 i:/WORK/tv80s/clk_gate_ACC_reg/latch            | LAT  |
|                  |      | 2 i:/WORK/tv80s/clk_gate_A_reg/latch              | LAT  |
|                  |      | 3 i:/WORK/tv80s/clk_gate_BusA_reg/latch           | LAT  |
|                  |      | 4 i:/WORK/tv80s/clk_gate_Fp_reg/latch             | LAT  |
|                  |      | 5 i:/WORK/tv80s/clk_gate_IR_reg/latch             | LAT  |
|                  |      | 6 i:/WORK/tv80s/clk_gate_I_reg/latch              | LAT  |
|                  |      | 7 i:/WORK/tv80s/clk_gate_PC_reg/latch             | LAT  |
|                  |      | 8 i:/WORK/tv80s/clk_gate_Pre_XY_F_M_reg/latch     | LAT  |
|                  |      | 9 i:/WORK/tv80s/clk_gate_R_reg/latch              | LAT  |
|                  |      | 10 i:/WORK/tv80s/clk_gate_Read_To_Reg_r_reg/latch | LAT  |
|                  |      | 11 i:/WORK/tv80s/clk_gate_RegAddrA_r_reg/latch    | LAT  |
|                  |      | 12 i:/WORK/tv80s/clk_gate_RegsH_reg_0_latch       | LAT  |
|                  |      | 13 i:/WORK/tv80s/clk_gate_RegsH_reg_1_latch       | LAT  |
|                  |      | 14 i:/WORK/tv80s/clk_gate_RegsH_reg_2_latch       | LAT  |
|                  |      | 15 i:/WORK/tv80s/clk_gate_RegsH_reg_3_latch       | LAT  |
|                  |      | 16 i:/WORK/tv80s/clk_gate_RegsH_reg_4_latch       | LAT  |

Set User Match + - ?

# Clock-gating Not Recognized: Analyze

0. Guidance 1. Reference 2. Implementation 3. Setup 4. Match 5. Verify 6

Failing Points Passing Points Aborted Points Unverified Points Probe Points Analyses

Possible Failure Causes

- Unmatched Cone Input (16)
  - i:/WORK/tv80s/clock\_gate Fp reg/latch^\*lat.00\\***
  - i:/WORK/tv80s/Fp req 1 ^\*dff.00\\*
  - i:/WORK/tv80s/Fp req 4 ^\*dff.00\\*
  - i:/WORK/tv80s/clock\_gate Read To Reg r reg/latch^\*...
  - i:/WORK/tv80s/clock\_gate l reg/latch^\*lat.00\\*
  - i:/WORK/tv80s/l reg 0 ^\*dff.00\\*
  - i:/WORK/tv80s/clock\_gate R reg/latch^\*lat.00\\*
  - i:/WORK/tv80s/clock\_gate di reg reg/latch^\*lat.00\\*
  - i:/WORK/tv80s/di reg req 0 ^\*dff.00\\*
  - i:/WORK/tv80s/di reg req 1 ^\*dff.00\\*
  - i:/WORK/tv80s/di reg req 2 ^\*dff.00\\*
  - i:/WORK/tv80s/di reg req 3 ^\*dff.00\\*
  - i:/WORK/tv80s/di reg req 4 ^\*dff.00\\*
  - i:/WORK/tv80s/di reg req 5 ^\*dff.00\\*
  - i:/WORK/tv80s/di reg req 6 ^\*dff.00\\*
  - i:/WORK/tv80s/di reg req 7 ^\*dff.00\\*
- Unconstrained Implementation Input (0)

**Description - Unmatched Cone Input:**  
Unmatched cone inputs result either from mismatched compare points or from differences in the logic within the cones. Only unmatched inputs that are suspected of contributing to verification failures are included in the report.  
The source of the matching or logical differences may be determined using the schematic, cone and source views.

**Recommendations:**  
[i:/WORK/tv80s/clock\\_gate Fp reg/latch^\\*lat.00\\\*](#)  
Is globally unmatched affecting 2 compare point(s):

- [r:/WORK/tv80s/Fp req 1](#)
- [r:/WORK/tv80s/Fp req 4](#)

# Clock-gating Not Recognized: Pattern Viewer

Patterns - Fp\_reg\_1/Fp\_reg\_1\_

File Edit View Window Help

Compare point values for vector 1


**R** Fp\_reg\_1\_ (DFF, Loading 1) SL 1 SD 1 CLK 1

**I** Fp\_reg\_1\_ ^\*dff.00\\* (DFF, Holding 0) SL 1 Const SD 1 CLK 0

☒ Filter pruned cone schematic inputs

|    | Type | Reference                | Implementation                      | +/- | 1 | 2 | 3 | 4 | 5 |
|----|------|--------------------------|-------------------------------------|-----|---|---|---|---|---|
| 1  | Port |                          | i:/WORK/tv80s/test_se (Const 0)     |     | 0 | 0 | 0 | 0 | 0 |
| 2  | LAT  |                          | i:/WORK/tv80s/clk_gate_Fp_reg/latch |     | 0 | 1 | 1 | 1 | 1 |
| 3  | DFF  | r:/WORK/tv80s/BusAck_reg | i:/WORK/tv80s/BusAck_reg            |     | 0 | 1 | 0 | 0 | 0 |
| 4  | DFF  | r:/WORK/tv80s/F_reg_1_   | i:/WORK/tv80s/F_reg_1_              |     | 0 | 0 | 0 | 1 | 0 |
| 5  | DFF  | r:/WORK/tv80s/Fp_reg_1_  | i:/WORK/tv80s/Fp_reg_1_ ^*dff.00\*  |     | 0 | 1 | 1 | 0 | 1 |
| 6  | DFF  | r:/WORK/tv80s/IR_reg_0_  | i:/WORK/tv80s/IR_reg_0_             |     | 0 | 0 | 0 | 0 | 0 |
| 7  | DFF  | r:/WORK/tv80s/IR_reg_1_  | i:/WORK/tv80s/IR_reg_1_             |     | 0 | 0 | 0 | 0 | 0 |
| 8  | DFF  | r:/WORK/tv80s/IR_reg_2_  | i:/WORK/tv80s/IR_reg_2_             |     | 0 | 0 | 0 | 0 | 0 |
| 9  | DFF  | r:/WORK/tv80s/IR_reg_3_  | i:/WORK/tv80s/IR_reg_3_             |     | 0 | 0 | 0 | 0 | 0 |
| 10 | DFF  | r:/WORK/tv80s/IR_reg_4_  | i:/WORK/tv80s/IR_reg_4_             |     | 0 | 0 | 0 | 0 | 0 |
| 11 | DFF  | r:/WORK/tv80s/IR_reg_5_  | i:/WORK/tv80s/IR_reg_5_             |     | 0 | 0 | 0 | 0 | 0 |
| 12 | DFF  | r:/WORK/tv80s/IR_reg_6_  | i:/WORK/tv80s/IR_reg_6_             |     | 0 | 0 | 0 | 0 | 0 |
| 13 | DFF  | r:/WORK/tv80s/IR_reg_7_  | i:/WORK/tv80s/IR_reg_7_             |     | 0 | 0 | 0 | 0 | 0 |

# Clock-gating Not Recognized: Logic Cone





# Agenda

- Debugging Flow
- Frequently Used Debugging Tools
- Common Problems
- Additional Debugging Tools
- Labs

# Additional Debugging Tools

- Source Code Browser
- Probe points
- Ref/Impl container browser and viewer
- Helpful commands and variables

# Viewing RTL Source From Logic Cone


The screenshot displays the Synopsys design environment. The main window shows a logic cone schematic for the component `u2/chunk_cnt_reg[0]`. A specific cell, `u2/fm_me428/C4`, is highlighted with a white box. A blue callout bubble points to this cell with the text: **Select Cell, Popup Menu, and View Source**.

A context menu is open on the right side of the screen, listing various actions. The **View Source** option is highlighted in blue. The menu includes the following items:

- Zoom Full (F)
- View Source**
- View Object
- Show Logic Cones
- Find Compare Point
- Find Error Candidates (E)
- Find Diagnosed Matching Region (R)
- Find Net Driver (D)
- Find Net Load (L)
- Find By Name (F3)
- Find Matching (M)
- Find X Sources (X)
- Copy Name
- Remove Non-Controlling (F5)
- Remove Subcone (F6)
- Isolate Subcone (F7)
- Isolate Error Candidates (F8)
- Return Subcone (Ctrl+F6)
- Group All By Parent (Ctrl+G)
- Group Selected By Parent (G)
- Ungroup Selected (U)
- Undo Last (Z)
- Revert (Shift+Z)

The bottom status bar shows the text "Ready".

# Source Code Browser



```
Reference Source Browser
File Edit View Window
[Icons]
/remote/fmcae4/users/ebhatch/dc_fest/FM_debugging_labs/lab5/rtl/...
197 LD_DESC4 = 11'b000_1000_0000,
198 LD_DESC5 = 11'b001_0000_0000,
199 WB = 11'b010_0000_0000,
200 PAUSE = 11'b100_0000_0000;
201
202 reg [10:0] /* synopsys enum state */ state, next_state;
203 // synopsys state_vector state
204
205 reg [31:0] mast0_adr, mast1_adr;
206
207 reg [29:0] adr0_cnt, adr1_cnt;
208 wire [29:0] adr0_cnt_next, adr1_cnt_next;
209 wire [29:0] adr0_cnt_next1, adr1_cnt_next1;
210 reg adr0_inc, adr1_inc;
211
212 reg [8:0] chunk_cnt;
213 reg chunk_dec;
214
215 reg [11:0] tsz_cnt;
216 reg tsz_dec;
217
218 reg de_txsz_we;
219 reg de_csr_we;
220 reg de_adr0_we;
221 reg de_adr1_we;
222
Ready
```

Gate and line number highlighted

# Debugging Tools: Probe Points


- `set_probe_points <ref_net> <impl_net>`
- Allows users to more easily debug failing or hard verifications
- Select a net pair between reference and implementation for probe verification
- Verification will determine if logic is equivalent up to those probe points
- Probe points can be set at any time after both designs are read-in and linked
- Can specify one or more probe point pairs

# Debugging Tools: Probe Points

- Verification of probe points can only be done in “verify” mode
  - Command: `verify -probe`
- Verification of these probe points will neither destroy nor alter the current compare point matching and overall verification results
- Supports 1-N and inversion between probe points
- Commands for removing probes and reporting status:

```
remove_probe_points <net> |-all
report_probe_status
```

# Debugging Tools: Probe Points



# Debugging Tools: Probe Points

Formality (R) Console - Synopsys Inc.

File Edit View Designs Run Window Help

Verification Failed

Reference: r:/WORK/mR4000  
Implementation: i:/WORK/mR4000

0. Guidance 1. Reference 2. Implementation 3. Setup 4. Match 5. Verify 6. Debug

Failing Points Passing Points Aborted Points Unverified Points Probe Points Analyses

|   | Reference                          | Size | Implementation                                      | Size | Status  |
|---|------------------------------------|------|-----------------------------------------------------|------|---------|
| 1 | r:/WORK/mR4000/fm_Naf[30]          | 2764 | i:/WORK/mR4000/PC_reg_30_/next_state                | 5200 | FAIL    |
| 2 | r:/WORK/mR4000/MemData[12]         | 1    | i:/WORK/mR4000/Instruction_reg_12_/next_state       | 10   | FAIL    |
| 3 | r:/WORK/mR4000/CLK                 | 1    | i:/WORK/mR4000/Instruction_reg_12_/clocked_on       | 3    | PASS    |
| 4 | r:/WORK/mR4000/register/fm_Na51[0] | 459  | i:/WORK/mR4000/register/mregister2_reg_0_/D         | 469  | FAIL    |
| 5 | r:/WORK/mR4000/register/Reset      | 2    | i:/WORK/mR4000/register/register2_reg_0_/clocked_on | 4    | NOT RUN |

Number of Probe Points: 5 Display names: ☐ Original ☒ Mapped

Filter:

Verify Probes Remove Selected Probes

3 Failing probe points  
0 Aborted probe points  
0 Unverified probe points  
\*\*\*\*\*  
0  
Formality (verify)> set probe points r:/WORK/mR4000/register/Reset i:/WORK/mR4000/register/register2\_reg\_0\_/clocked\_on  
Set user probe between 'r:/WORK/mR4000/register/Reset' and 'i:/WORK/mR4000/register/register2\_reg\_0\_/clocked\_on'

Log Errors Warnings History Last Command

Formality (verify)>

Ready Shell State: verify


© Synopsys 2011

psys®  
Predictable Success



# Debugging Tools: Double Design Browser

- Reference and implementation browser now integrated together
- Search feature
- “Find Matching” feature
  - Select an object and find corresponding object in other container



# Helpful Formality Commands

- `report_guidance -summary`
- Reports the summary table of SVF commands and their disposition
- This table is automatically displayed in the transcript log after SVF processing is complete

```
***** Guidance Summary *****
 Status
Command Accepted Rejected Unsupported Unprocessed Total

architecture_netlist: 786 0 0 0 786
boundary : 3062 0 0 0 3062
boundary_netlist : 782 0 0 0 782
change_names : 29410 15021 0 0 44431
constraints : 1314 107 0 0 1421
datapath : 2945 117 0 0 3062
environment : 7 0 0 0 7
implementation : 50 0 0 0 50
instance_map : 2218 143 0 0 2361
inv_push : 1098 1 0 0 1099
merge : 2756 101 0 0 2857
multiplier : 901 130 0 0 1031
reg_constant : 10756 0 0 0 10756
reg_merging : 2215 0 0 0 2215
rename_design : 33 1 0 0 34
replace : 11402 466 0 0 11868
scan_input : 0 6 0 0 6
ungroup : 582 17 0 2 601
uniquify : 2838 220 0 0 3058
ununiquify : 1 0 0 0 1
```

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

# Helpful Formality Commands

- `report_svf_operation`
- Reports specific information about selected SVF commands and why rejected
- Options: `-status rejected -summary [compare_points]`
- Can specify certain compare points or groups of compare points using wildcard \*

```
_fm_shell (verify)> report_svf_operation -status rejected r:/WORK/aes_cipher_top/us10/sbox1/dreg_reg_*_

SVF Operation 16 (Line: 128) - inv_push. Status: rejected
Operation Id: 16
guide_inv_push \
 -design { aes_cipher_top } \
 -register { badname_ld_r_reg }

Info: guide_inv_push 16 (Line: 128) Cannot find register 'badname_ld_r_reg'..
```

# Helpful Formality Commands

- `report_setup_status`
- Reports the following in summary format
  - Design statistics
  - Design read warning messages
  - User Specified setup
- Check critical design setup before committing time to run match or verify commands

# Helpful Formality Commands

```
fm_shell (setup)> report_setup_status
```

```
Design Information
```

```
Design Settings
```

```
set_top reference design: ref:/WORK/top
set_top implementation design: impl:/WORK/top
set_reference_design: ref:/WORK/top
set_implementation_design: impl:/WORK/top
```

```
Design Statistics Ref(Imp)
```

```
Ports: 359(362)
Registers: 65410(65014)
Black boxes: 173(173)
 - Unresolved modules : 173(173)
 - User specified : 0(0)
Undriven nets : 334(320)
Multiply-driven nets: 2120(1736)
```

```
HDL Read Message Summary
```

```
Message ID: Occurrences: Ref(Imp)
```

```

-
FMR_VHDL-1002 : 7(0)
FMR_VHDL-1027 : 8374(0)
FMR_ELAB-149 : 2365(0)
```

```
FMR_ELAB-147 : 772(0)
FMR_ELAB-146 : 305(0)
FMR_VHDL-1140 : 1(0)
FMR_ELAB-115 : 29(0)
FMR_VHDL-1014 : 3(0)
FMR_ELAB-154 : 2(0)
```

```
User Specified Setup
```

```
Command Name: Result: Ref(Imp)
```

```

-
set_black_box : 0(0)
set_clock : 0(0)
set_compare_rule : 5(0)
set_constant : 0(3)
set_constraint : 0(0)
set_cutpoint : 2(2)
set_dont_verify_point : 0(0)
set_equivalence : 0(0)
set_factor_point : 0(0)
set_inv_push : 0(0)
set_user_match : 288(288)
set_input_value_range : 0(0)
```

# Helpful Formality Commands

## `report_undriven_nets`

- Reports undriven nets after the most recent match
  - Total number of undriven nets
  - Instance path name of each undriven net

## `report_multidriven_nets`

- Reports multiply driven nets after the most recent match
  - Total number of multiply driven nets
  - Instance path name of each multiply driven net and its list of drivers
  - Resolution or wire type displayed if not type consensus
  - Cell and library names displayed if they exist
- Benefits
  - No longer need to view formality.log file to get more information about multiply and undriven signals
  - Much more information and improved formatting over formality.log file

# Helpful Formality Commands

- `write_hierarchical_verification_script`
  - Formality generates TCL script that performs hierarchical verification on current reference and implementation designs
  - Helpful for debugging large designs to isolate problem blocks
  - Usage:

```
...
set_top i:/WORK/top
set_constant $impl/test_se 0
write_hier -replace -level 3 myhierscript
source myhierscript.tcl
quit
```

- View results in file fm\_myhierscript.log
- Formality will create one session file, by default, if verification fails on a sub-design

# Formality TCL Variables

- `set verification_clock_gate_edge_analysis true`
- Specifies Formality to use clock edges in the next state formulation of registers
- Use when current clock gating solution variable `verification_clock_gate_hold_mode` does not identify all clock-gating circuitry
  - If LATCGs are not identified properly they will cause failing compare points
- New variable will disable old variable so no need to remove it from FM TCL script
- May see special rising (r) and falling (f) notations as well as other transition notations on failing patterns and cone schematics representing edge values on signals



# Formality TCL Variables

- `set verification_effort_level super_low`
- Variable setting specifies how hard verification works before aborting unsolved compare points
- Recommend setting `super_low` only for debugging failing verifications
  - Very useful in getting to failing compare points quickly
  - Will abort other somewhat complex compare points

# DC TCL Variable and Command Settings as Workarounds

- The following may be changed in DC as a potential workaround for some verification failures

```
set compile_enable_register_merging false
```

- Turns off the identification and merging of registers that are equal or opposite

```
set compile_seqmap_propagate_constants false
```

- Turns off the identification and removal of constant sequential elements

```
compile_ultra -no_seq_output_inversion
```

- Disables sequential output inversion

# Agenda

- Debugging Flow
- Frequently Used Debugging Tools
- Common Problems
- Additional Debugging Tools
- Labs

# SYNOPSYS®

## Predictable Success