

# Formality D-2010.03 Update Training

Joe Bosia
Formality CAE
March 2010

#### **Agenda**

- D-2010.03 has the following Enhancements
  - Language Support
  - Graphical User Interface
  - Reporting
  - UPF Support
  - Verification
  - Debugging of Hard Verifications
  - fm\_shell

Goal is to become familiar with these updates

- Enhanced Language Support
  - Lockstep SystemVerilog Features
    - Arrays of Interfaces
    - Packed Arrays of Enum Types
    - Var Keyword
    - Improved Usability of Interfaces

- Enhanced Graphical User Interface
  - Extended support for the Copy Name command in the GUI
  - Pruning correlation between cone schematic and the pattern window
  - Hypertext links to GUI man pages

- Enhanced Reporting
  - New Command report\_setup\_status to report the status of user setup
  - Enhanced reporting of simulation/synthesis mismatch errors and warnings

- Enhanced UPF Support
  - .lib/.db support for clock free save/restore retention models
  - Dynamic library update
  - Additional set\_retention option
  - Power On Verification mode
  - New UPF interpretation messages

- Enhanced Verification
  - Distributed processing using ssh
  - Improved Probing Capability
  - Default timeout of 36 hours (with auto saved session)
  - Improved Verification of Large XOR chains
  - New "synthesis" mode for handling undriven signals

- Enhanced Debugging of Hard Verifications
  - analyze\_points now produces Design Compiler "set\_verification\_priority" recommendation

- Enhanced fm\_shell
  - User specified location for FM\_WORK and other temporary files/directories

#### Enhanced Language Support Lockstep SystemVerilog Features Arrays of Interfaces

```
interface try_i;
logic [1:0] send; logic [1:0] receive;
endinterface
module top(input wire [7:0] di1, output wire [7:0] do1);
try_i t_arr[3:0](); //array of interfaces
// Pass in array of interfaces to array of instances
other sender s2[3:0] (t arr, di1, do1);
endmodule
module other_sender (try_i t_arr, input wire [1:0] in, output wire [1:0]
out);
endmodule
```

#### Enhanced Language Support Lockstep SystemVerilog Features Packed Arrays of Enum Types

enum [1:0] {FALSE, TRUE} [3:0] v;

#### Enhanced Language Support Lockstep SystemVerilog Features Var Keyword

var logic [1:0] v;

One example is to help distinguish nets from variables

#### Enhanced Language Support Lockstep SystemVerilog Features Improved Usability of Interfaces

 Formality now allows interface references before the interface has been read or defined. This lifts the requirement that all files be read at the same time.

#### Enhanced Language Support Lockstep SystemVerilog Features Improved Usability of Interfaces

```
interface try_i;
logic [7:0] send;
logic [7:0] receive;
modport sender(.send(send), .receive(receive));
endinterface
module sender(try_i.sender try,
input logic [7:0] data_in,
output logic [7:0] data out);
assign data_out= try.receive;
assign try.send= data_in;
endmodule
module top(input wire [7:0] di1, di2, output wire [7:0] do1, do2);
try_it();
sender s (t.sender, di1, do1);
endmodule
```

#### Enhanced Language Support Lockstep SystemVerilog Features Improved Usability of Interfaces

Prior to D-2010.03, all files had to be read at same time:

read\_sverilog {interface.sv top\_module.sv sender.sv}

Starting with 2010.03, files can be read individually:

read\_sverilog{top\_module.sv}
read\_sverilog{sender.sv}
read\_sverilog{interface.sv}

```
interface try_i;
logic [7:0] send;
logic [7:0] receive;
modport sender(.send(send), .receive(receive));
endinterface


module sender(try_i.sender try,
input logic [7:0] data_in,
output logic [7:0] data_out);
assign data_out= try.receive;
assign try.send= data_in;
endmodule

module top(input wire [7:0] di1, di2, output wire [7:0] do1, do2);
try_it();
sender s (t.sender, di1, do1);
endmodule
```


### Enhanced Graphical User Interface Extended support for the Copy Name command

- Support for copying names has been extended in Formality.
  - There are new options to copy design names and library names in the context menu of a selected cell in a schematic.
  - The context menu has been consolidated with sub-menus to make it easier to navigate.

## **Enhanced Graphical User Interface Extended support for the Copy Name command**



## **Enhanced Graphical User Interface Extended support for the Copy Name command**



#### Enhanced Graphical User Interface Pruning correlation between cone schematic and the pattern window

When a cone schematic is pruned by commands like:

remove\_subcone, isolate\_subcone, etc.)


cone inputs may also be pruned away.

The cone inputs that have been pruned away can now be filtered in the Pattern Window for easier debugging.

Notes:

If a cone input is only removed from one design, it will still appear in the pattern window. When it is removed from both designs then it may be filtered from the pattern window as well.


#### Enhanced Graphical User Interface Pruning correlation between cone schematic and the pattern window




#### Enhanced Graphical User Interface Hypertext links to GUI man pages

- Man pages are now linked for text that is selected in the GUI.
- If a command, variable or message ID appears in the transcript window, selecting it and clicking the Man Page Viewer will bring up that specific man page.

#### Enhanced Graphical User Interface Hypertext links to GUI man pages



#### Enhanced Graphical User Interface Hypertext links to GUI man pages




Allows users to check critical design setup before running the commands match or verify

 Check and complete any missing design setup before proceeding with the more time consuming commands of verification.

The command can be run anytime after reading and linking both reference and implementation containers

- Produces a report in summary format
  - Design statistics
  - Design read warning messages
  - User specified setup.
- The command options will be used to display individual report sections. If no option is specified, a consolidated output will be displayed which contains all the sections.



- This report will display only the user specified settings
  - Any changes performed by using "synopsys\_auto\_setup" or through SVF processing will not be reflected in the report.

### Enhanced Reporting simulation/synthesis messages

 Formality will now list all of the error-IDs of any unsuppressed RTL simulation/synthesis mismatches using only one error message.

```
Error: Unsuppressed RTL interpretation message(s) "FMR_ELAB-117 FMR_ELAB-149 FMR_ELAB-11" were produced during link. (FM-262)
```

#### **Enhanced UPF Support**

#### .lib/.db support for retention register modeling

- Library Compiler 2010.03 allows new syntax to more accurately model retention register behavior
- The supported retention clock-free save/restore (and other) retention register models can now be modeled in .lib
- Formality can read this new syntax
- You can now use a .db model to create a model for synthesis and verification
- To use a Verilog model for verification see: <a href="https://solvnet.synopsys.com/retrieve/024106.html">https://solvnet.synopsys.com/retrieve/024106.html</a>

#### Enhanced UPF Support Dynamic library update

- Formality can modify .db libraries to add power aware functionality for dynamic library update/modification.
- DC/ICC provides the required mapping files for Formality to load.
- To allow Formality to find the correct mapping file to apply to the appropriate .db library use the variable:

library\_pg\_file\_pattern

### Enhanced UPF Support Dynamic library update

- In current dir:
  - set library\_pg\_file\_pattern "script.pg.tcl"
    read db vendor library 125c.db
- At a specific location
  - set library\_pg\_file\_pattern
     "/home/bhatt/onthefly/script.pg.tcl"
     read db vendor library 125c.db
- In same dir with .db file:
  - set library\_pg\_file\_patter( "\_\_DIR\_)/script.pg.tcl"
    read\_db vendor\_library\_125c.db
- With the .db filename in the script name

```
- set library pg_file_pattern
"_DIR_sub!/_FILE_.pg.tcl"
read_db vendor_library_125c.db
```

#### Enhanced UPF Support Additional set\_retention option

- set\_retention –noretention
  - Allows the user to specify specific instances that should not be retained.
  - Can be used when a design has instantiated clock gating (or other sequential cells) that have not been retained in the implementation design.
  - Should be specified in the upf which is supplied to simulation and synthesis so that the entire flow is aware of which cells should not be retained.
- Alternatively, to tell Formality to not retain instantiated clock gate cells without modifying the upf and when using .db libraries, use:

set upf use additional db attributes true

### **Enhanced UPF Support Power On Verification mode**

Verify only the power state where all UPF supplies are on

```
set verification_force_upf_supplies_on true
```

- This is considered a Partial Verification
  - Only one of the supply combinations is verified
  - No checks to see if it is a legal power state
- Faster
  - Checks to make sure intermediate netlists from Design Complier have no logic errors when power is on.
- Final netlist must be verified with this variable value of false to get a complete verification

### **Enhanced UPF Support New UPF interpretation messages**

- The load\_upf command now issues several additional informational messages
- Info: load\_upf: loading UPF, implementing all UPF constructs.
   Info: load\_upf: created supply constraints based on defined PSTs.
   ...
   Info: load\_upf: implemented 9538 retention registers and 316 isolation cells.
- Info: load\_upf: loading UPF Generated by Design Compiler(C-2009.06-SP4) on Mon Feb 1 13:46:00 2010, implementing supply network and connecting retention and isolation supplies. Info: load\_upf: created supply constraints based on defined PSTs.

### **Enhanced Verification General Improvements**

- Enhanced verification of Dividers
- Support of new Multiplier Architectures
- Support of Instantiated DW FP blocks
- Improved UPF Low Power verification performance
- Improved support for DC register merging
- Improved loop breaking

### **Enhanced Verification Distributed processing using ssh**

- Distributed verification now allows the user to specify what remote shell command to use to start the slave processes.
- Many secure networks only allow use of ssh to create remote shells.
- This new feature allows customers on these networks to successfully run distributed verification.

### Enhanced Verification Distributed processing using ssh

```
set_host_options
        Sets distributed processing options.
SYNTAX
     set_host_options
        -submit_command [ rsh | ssh | remsh ]
ARGUMENTS
     -submit_command [ rsh | ssh | remsh ]
        Specifies which remote shell to use to launch
  remote servers.
        rsh is the default.
```

### **Enhanced Verification Distributed processing using ssh**

fm\_shell> set\_host\_options -submit\_command ssh

Changes the remote shell command to be used for distributed processing from the default rsh to ssh.

- Formality introduced probing functionality in C-2009.06
  - Helps in debugging hard or failing verifications.
  - The probing feature allows you to select a reference logic cone net and an implementation logic cone net, and then determine if the logic is equivalent up to those probe points.

#### New to Probing in D-2010.03

- New option "-inverted" for command "set\_probe\_points"
- New option "-status" for command "report\_probe\_status"
- New support of wild card "\*" for command "remove\_probe\_points"
- New support of 1-to-N matching
- Improved error and warning messaging to include ID tags

- New option "-inverted" for command "set\_probe\_points"
- This option allows you to specify that a pair of probe points has an inverted relationship.

```
fm_shell (verify)> set_probe_points -inverted
    r:/WORK/tvb/i_core/fm_N95e[1]
    i:/WORK/tvb/apb_reg_1_/next_state
Set user probe between 'r:/WORK/tvb/i_core/fm_N95e[1]' and
    'i:/WORK/tvb/apb_reg_1_/next_state'
```

- New option "-status" for command "report\_probe\_status"
- "-status" has filters "pass | fail | abort | notrun"
- The filter options are used to filter the probe report based on probe verification status.

```
fm_shell (verify)> report_probe_status -status pass

Ref PASS r:/WORK/tvb/A[7]

Impl PASS i:/WORK/tvb/ina[7]
```

- New support of wild card "\*" for command "remove\_probe\_points"
- This enhancement allows you to delete probe nets with similarity in names, such as nets comprising a bus.

```
fm_shell (verify)> <a href="remove_probe_points">remove_probe_points</a> r:/WORK/tvb/i_core/fm_N94e[*] Removed probe for 'r:/WORK/tvb/i_core/fm_N94e[*]'
```

```
fm_shell (verify)> remove_probe_points r:/WORK/tvb/i_core/fm_abc* Removed probe for 'r:/WORK/tvb/i_core/fm_abc*'
```

- New support of 1-to-N matching
- This enhancement allows you to specify probe points that include one reference net matched with several implementation nets.

```
fm_shell (verify)> set_probe_points r:/WORK/tvb/i_core/fm_sig i:/WORK/tvb/apb_reg_1/next_state

Set user probe between 'r:/WORK/tvb/i_core/fm_sig' and 'i:/WORK/tvb/apb_reg_1/next_state'

fm_shell (verify)> set_probe_points r:/WORK/tvb/i_core/fm_sig i:/WORK/tvb/apb_reg_2/next_state


Set user probe between 'r:/WORK/tvb/i_core/fm_sig' and 'i:/WORK/tvb/apb_reg_2/next_state'

fm_shell (verify)> set_probe_points r:/WORK/tvb/i_core/fm_sig i:/WORK/tvb/apb_reg_3/next_state

Set user probe between 'r:/WORK/tvb/i_core/fm_sig i:/WORK/tvb/apb_reg_3/next_state

Set user probe between 'r:/WORK/tvb/i_core/fm_sig' and 'i:/WORK/tvb/apb_reg_3/next_state'
```

- Improved error and warning messaging to include ID tags
- These improvements will allow you to look up error IDs in the man pages for help in resolving setup issues.



# Enhanced Verification Default timeout of 36 hours (with auto saved session)

New variable

```
verification_timeout_auto_session has been introduced to support this capability.
```

- Default is true
- Set to false if you do not wish to have auto saving of session files.
- Name of file

```
formality_timeout_session.fss
```

• Default of verification\_timeout\_limit is 36:0:0

# **Enhanced Verification** *Improved Verification of large XOR chains*

- Designs that contain large XOR chains, such as CRCs, ECCs, and parity trees are more easily verified.
- Use set\_verification\_priority in Design Compiler on the block containing the XOR logic and DC will preserve the hierarchy.
- If the logic is in a function DC will issue guidance (guide\_group\_function) as necessary.
  - Formality uses this guidance to create the appropriate hierarchy, which helps the verification complete.

#### **Enhanced Verification**

### New "synthesis" mode for handling undriven signals

- Results in fewer failing verifications due to incorrect values on undriven signals
- When you set synopsys\_auto\_setup true it will also

```
set verification_set_undriven_signals synthesis
```

- Treats undriven signals:
  - In the reference the same as Design Compiler.
  - In the implementation as binary.
- Will still detect undriven signals in the implementation that cause a difference

#### Enhanced Debugging of Hard Verifications analyze\_points now produces Design Compiler "set\_verification\_priority" recommendation

NOTE: This change was implemented in Formality 2009.06-SP3. It is mentioned here because it was never formally part of an update training.

#### Enhanced Debugging of Hard Verifications analyze\_points now produces Design Compiler "set\_verification\_priority" recommendation

```
Example:
```

```
Formality (verify) > analyze points {r:/WORK/test/data bl/o reg[11]}
******* Analysis Results *********
Found 1 Rejected Datapath Guidance Module
These modules contain cells that may be related to
rejected datapath guidance.
r:/WORK/data bl 0 in file /remote/user/test/data bl.v
  Module with rejected datapath guidance on cell(s):
    r:/WORK/data_bl 0/add 376
    r:/WORK/data bl 0/add 377
    r:/WORK/data bl 0/add 378
    r:/WORK/data bl 0/mult 404
  Affecting 1 compare point(s):
    r:/WORK/test/data_bi/o_reg[11]
   Use 'report_svf_operation { 1027 }' for more information.
   Try adding the following command(s) to your Design Compiler script:
      set verification priority-high [ get designs { data bl 0 } ]
```

#### Enhanced fm\_shell User specified location for FM\_WORK and other temporary directories

- Invoke Formality with the new switch –
   work\_path providing either an existing
   or currently nonexistent but valid Unix path
   as an argument.
- Allows users to improve traceability and help manage disk space more effectively

#### Enhanced fm\_shell User specified location for FM\_WORK and other temporary directories

Example Formality Invocation:

% fm\_shell -work\_path /user/specified/path -f run.fms

formality.log, fm\_shell\_commands.log, etc. get put under that directory path.

#### **Summary**

- D-2010.03 has the following Enhancements
  - Language Support
  - Graphical User Interface
  - Reporting
  - UPF Support
  - Verification
  - Debugging of Hard Verifications
  - fm\_shell

#### Thank You



# SYNOPSYS®

**Predictable Success**