


Artosyn Sirius Tapeout Review

Oct 17th, 2017

VeriSilicon Microelectronics (Shanghai) Co., Ltd.

Design Overview



▲ Process: TSMC 28HPC 1P8M+UT-ALRDL_5X2Z

drawn size	X[um]	Y[um]
Chip size (w S.Ring)	?	?
Layout size (W/O S.R)	9450	10000
silicon size	X[um]	Y[um]
Chip size (w S.R.)	?	?
Layout size (W/O S.R)	8505	9000

#	partitions	Track	Low Power Feature
1	ceva subsys	7 T	
2	ceva harden	12T	OD
3	ceva core	12T	OD + Shut Down
4	ca7 subsys	7 T	
5	ca7 harden	12T	OD
6	ca7 core	12T	OD + Shut Down
7	DDR	9Т	
8	HEVC	7 T	Shut Down + Always-on
9	ISP	7 T	Shut Down + Always-on
10	BaseBand	7 T	
11	SUB1	7 T	
12	SUB2	7 T	
13	SUB3	7 T	
14	SUB4	7 T	
15	Тор	7Т	



Power Consumption Estimation By Power Domain (TT85)

▲ TT@85°C

▲ Toggle rate: data 0.1, clock 1.5

Vdd_domain	total_pwr	leakage_pwr	internal_pwr	switching_pwr	%_total_pwr	#inst_count
VDD (0.9V)	6.2774	0.26328	3.8077	2.2064	35.909	26171444
VDD_CEVA (0.9V)	0.45416	0.016112	0.35663	0.081415	2.598	10473261
VDD_CA7 (0.9V)	0.57422	0.034809	0.35977	0.17965	3.2848	1289492
VDD_HEVC_SW (0.9V)	1.6158	0.056163	0.93271	0.62694	9.2432	4690570
VDD_ISP_SW (0.9V)	1.3694	0.046206	0.83906	0.48418	7.8338	3119735
cortexa7core_0/VDD_CA7_SW (0.9V)	0.30843	0.023901	0.18818	0.096351	1.7643	232849
cortexa7core_1/VDD_CA7_SW (0.9V)	0.30782	0.023901	0.18817	0.095744	1.7608	232849
cortexa7core_2/VDD_CA7_SW (0.9V)	0.30781	0.023901	0.18817	0.095736	1.7608	232849
cortexa7core_3/VDD_CA7_SW (0.9V)	0.30788	0.023901	0.18817	0.095805	1.7612	232849
cevaxm4_core_0/VDD_CEVA_SW (0.9V)	1.4105	0.075091	0.67427	0.66113	8.0686	2510392
cevaxm4_core_1/VDD_CEVA_SW (0.9V)	1.4105	0.075091	0.67428	0.66113	8.0687	2510392
cevaxm4_core_2/VDD_CEVA_SW (0.9V)	1.4105	0.075091	0.67428	0.66113	8.0687	2510392
cevaxm4_core_3/VDD_CEVA_SW (0.9V)	1.4105	0.075091	0.67428	0.66113	8.0687	2510392



Power Consumption Estimation By Cell Type (TT85)


cell_type	total_pwr	leakage_pwr	internal_pwr	switching_pwr	%_total_pwr	#inst_count
combinational	7.5834	0.4395	1.9478	5.1961	43.692	23354007
latch_and_FF	5.9439	0.13332	5.3329	0.47775	34.246	3970390
memory	0.7812	0.18649	0.56646	0.028247	4.5008	1280
I/O	0.17772	0.00060987	0.14745	0.029657	1.0239	644
misc_seq	2.8701	0.046093	1.6755	1.1485	16.536	123991
decap	0.000341	0.000341	0	0	0.0019647	8596190
Total	17.357	0.80636	9.6702	6.8802	100	36046502

IR Drop

▲ IR drop simulation env: TT@85°C

▲ Toggle rate: data 0.1, clock 1.5

▲ Max Instance IR drop: 2.54%






Power Ramp Up (HEVC, TT85)

▲ Peak Rampup Current: 475.962mA

▲ Worst Rampup time: 79.0ns

Low Power Analysis Summary




Power Ramp Up (CEVA core, TT85)

▲ Peak Rampup Current: 281.933mA

▲ Worst Rampup time: 119ns

Low Power Analysis Summary






Power Ramp Up (CA7 core, TT85)

▲ Peak Rampup Current: 135.206mA

▲ Worst Rampup time: 22.0ns


Low Power Analysis Summary



Power Ramp Up (ISP, TT85)

▲ Peak Rampup Current: 372.902mA

▲ Worst Rampup time: 65.0ns



STD Inst Number by Library

partition	РТМ	PTP	PVM	PVP	PVQ	SEF	SEG	SEJ	SEM	SEP	SEQ	STF	STG	STJ	STM	STP	STQ	SVF	SVG	SVJ	SVM	SVN	SVP	SVQ	Total
sirius_sub_3_inst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	409822	57076	255	28203	0	602546	17046	1114948
DDR_TOP_inst	0	0	0	0	0	707	426	147	732342	399441	144750	0	0	0	0	0	0	0	0	0	0	0	0	0	1277813
hevc_top_inst	0	0	25520	283	342	0	0	0	0	0	0	0	0	0	0	0	0	915122	249193	15310	235220	0	2559548	43788	4044326
sirius_sub_ca7_inst	5408	4736	0	4056	0	0	0	0	0	0	0	225097	156418	232	109010	595880	80905	101445	32960	2403	8766	0	178871	3961	1510148
sirius_sub_1_inst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	32028	7335	574	36568	205	846051	9565	932326
luxury_isp_top_inst	0	0	21011	181	320	0	0	0	0	0	0	0	0	0	0	0	0	338906	167073	0	117466	0	1877044	25957	2547958
sirius_sub_4_inst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	273674	95892	0	22661	0	436381	3264	831872
sirius_sub_2_inst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	706774	186325	110	63791	0	1220688	13383	2191071
sirius_asic_top_baseba nd_inst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	427764	85590	8	2572	0	811962	2878	1330774
sirius_sub_ceva_inst	45612	5829	0	2089	0	0	0	0	0	0	0	100331	727117	16595	458683	7508498	287021	6697	126145	594	84265	0	411500	11432	9792408
sirius_sub_top_inst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	55883	63665	757	159266	0	1475564	55962	1811097
full_chip	51020	10565	46531	6609	662	707	426	147	732342	399441	144750	325428	883535	16827	567693	8104378	367926	3269348	1071702	20086	759843	205	10461209	204449	27445829

STD Area by Library (unit: um^2)

partition	РТМ	PTP	PVM	PVP	PVQ	SEF	SEG	SEJ	SEM	SEP	SEQ	STF	STG	STJ	STM	STP	STQ	SVF	SVG	SVJ	SVM	SVN	SVP	SVQ	Total
sirius_sub_3_i nst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	227475. 74	57143.3 1	161.504	14767.4 24		617217. 33	22886.1 36	. 939651. 44
DDR_TOP_inst	t 0	0	0	0	0	542.178	321.552		115904 9.7	363343. 05	234978. 66	0	0	0	0	0	0	0	0	0	0	0	0	0	175841 8.8
hevc_top_inst	0	0	65024.9 6	144.06	167.58	0	0	0	0	0	0	0	0	0	0	0	0	415540. 78	137621. 4	16726.7 38	299701. 15		224587 9.6		321977 1.5
sirius_sub_ca7 _inst	7 21805.0 56	7817.88	0	1197.36 4	0	0	0	0	0	0	0	162261. 46	167420. 23	294.672	152663. 11	903825. 89	170165. 02	43206.5 34	29785.8 26	2653.84	5703.01 2	0	169786. 86	3764.96 4	184235 1.7
sirius_sub_1_i nst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	15012.4 24	4707.82 2	391.902	42898.9 12		658852. 63	9823.71 6	733013 34
luxury_isp_to p_inst	0		53536.0 28	98.196	156.8	0	0	0	0	0	0	0	0	0	0	0	0	282746. 37	142267. 38	0	54510.2 46		147016 4.9	32782.6 66	203626 2.6
sirius_sub_4_i nst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	143041. 68	112506. 94	0	14730.5 76	0		3233.41 2	. 693810 21
sirius_sub_2_i nst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	343316. 25	109510. 79	111.818	28680.4 84		125869 9.3	17544.3 52	175786 2.9
sirius_asic_to p_baseband_i nst		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	207715. 7	96297.1 52	5.978	4764.56 4	-	804108. 52	2251.45 2	111514 3.4
sirius_sub_cev a_inst	/ 183907. 58	9815.90 4	0	614.166	0	0	0	0	0	0	0	257497. 13	870994. 49	19138.3 92	0,0150.	898494 3.9	463540. 22	6695.45 8	185239. 6	554.68	26054.3 78		304783. 43	23718.1 56	. 122136 96
sirius_sub_top _inst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	23883.9 72	41787.3 96	631.218	48828.5		139182 1.5	101700. 58	160865 3.1
full_chip	205712. 64	17633.7 84	118560. 99	2053.78 6	324.38	542.178	321.552		115904 9.7	363343. 05	234978. 66	419758. 58	103841 4.7	19433.0 64		988876 9.8	633705. 24	170907 6.1	917222. 77	21273.1 54	540997. 53		936652 6.3	275293. 66	279633 63



DFM Via Rate

	block	M1	M2	M3	M4	M5
1	ceva subsys	43.04%	94.00%	93.58%	93.41%	93.72%
2	ceva harden	86.46%	91.46%	88.53%	88.90%	90.74%
3	ceva core	80.99%	81.23%	80.87%	78.92%	80.03%
4	ca7 subsys	25.10%	67.50%	73.00%	75.10%	79.10%
5	ca7 harden	91%	93.52%	91.48%	94.42%	93.61%
6	ca7 core	69.22%	96.73%	83.72%	80.39%	93.97%
7	DDR	28.11%	72.61%	73.41%	67.22%	64.12%
8	HEVC	27.20%	73.00%	79.00%	80.50%	80.50%
9	ISP	30.60%	72.70%	80.20%	83.50%	89.00%
10	BaseBand	27.90%	84.50%	91.20%	90.90%	90.40%
11	SUB1	33.20%	93.10%	97.40%	97.90%	97.50%
12	SUB2	33.80%	90.40%	96.50%	96.10%	96.30%
13	SUB3	32.60%	91.80%	97.70%	97.50%	96.70%
14	SUB4	26.60%	80.10%	87.70%	87.40%	90.90%
15	Тор	50.10%	80.90%	84.80%	87.40%	90.70%

DRC Violation to be waived (CLN28HP_8M_5X2Z_002.17b.encrypt)

Observation	Danulta	2
Check	Results	Comments
ESD.3g	4	HDMI(4)
ESD.6g	816	DDRIO(816)
ESD.7g	3	ABB(3)
ESD.18g	8	HDMI(8)
ESD.31g	4	USB IO (4)
ESD.52g	3	HDMI(3)
HIA.3g	91	TypeC(56);PCIe(21);USB(14)
HIA.4g	176	ТуреС(176);
HIA.5g	320	TypeC(176); MIPI-IO(34*2);PCIe(76)
NW.S.2	5	OTP(5)
NW.S.3	9	OTP(9)
NW.S.4	61	OTP(61)
NW.S.3NW.S.4:SUGGESTED	71	OTP(71)
PO.A.3	536	OTP(6)
PO.L.3	49	OTP(49)
PO.R.12	2	OTP(2)
PO.W.17	1092	OTP(1092)
PO.DN.3.1	1	Between DDR IO and core, Dummy exclude cover DDR-IO, can't add PO dummy at that area. Confirming with Artosyn/Synopsys
DIODMY_L:WARNING	1	Full chip(1), need Artosyn waive { @ Each low leakage concern diode must be covered by DIODMY_L.@ If there's no low leakage diode concern cell in the chip, the violation can be ignored.}
MFU.R.1	1	Full chip(1), need Artosyn waive {@ Mask Field Utilization (MFU) is a ratio of mask utilized region which is calculated by (multiple die area + scribe_line area) / (scanner maximum field area) >= 80%}
SRAM.WARN.1	1	Full chip(1), need Artosyn waive memory redundancy missing
Total	3255	



DRC Violation to be waived (CN28_LEADFREE_BUILD_UP_BUMP_8M_5X2Z.12a)


Checks	Results	Comments
PM.W.4	23	OTP(23)
PM.S.2	2	OTP(2)
PM.EN.2	23	OTP(23)
Total	48	


ERC Violation to be waived

Check	Results	Comments
floating.nxwell_float	4392 (11098)	ABB, TypeC, PCIE/PAD, DDRIO, HDMI/PAD, USB3/PAD, MIPI/PAD, pll_ddr, pll_arm, bjt_sensor, IO
floating.psub	987 (2220)	ABB, TypeC, USB3, MIPI/PAD, mipi_pll
mnpg	7339 (87967)	TypeC, PCIE_PAD, DDRIO, pll_arm, pll_ddr, HDMI_PAD, USB3_PAD, MIPI_ PAD, IO
npvss49	232 (20665)	ABB, TypeC, PCIE/PAD, DDRIO, pll_arm, pll_ddr, HDMI/PAD, USB3/PAD, MIPI/PAD, IO
npvss150	320 (396)	USB3
ppvdd150	16 (16)	USB3



ERC: floating.nxwell_float





dwc_usb3_sspx1_hspx1_ns
dwc_usb3_pads_sspx1_hspx1_ns
dwc_mipi_2_bidir_dphy_ns_core
dwc_dphy2sio
dwc_dphy2bio
t28_abb_top
pll_ddr_top
t28_pll_arm_top


t28_ts_bjt_sensor

DDRIO


Ю



ERC floating.psub



floating.psub




Rule File Pathname: tmp_rule
psub is not connected to GROUND


t28_abb_top sdtc01cap_t28hpc_4t2r_vf180_6020 dwc_usb3_sspx1_hspx1_ns dwc_mipi_2_bidir_dphy_ns_core dwc_dphy2sio dwc_dphy2bio: dwc_mipi_pll_dphy_ns



ERC floating.mnpg




mnpg




```
sdtc01cap_t28hpc_4t2r_vf180_6020
sdtc01pdp_t28hpc_xx_vf180_6020
dwc_pcie2_pads_x2_ns
dwc_hdmi1rxio
dwc_usb3_pads_sspx1_hspx1_ns
dwc_dphy2sio
dwc_dphy2bio
t28_pll_arm_top
pll_ddr_top
DDRIO
```



ERC npvss49




npvss49






ERC NPVSS150




Rule File Pathname: tmp_rule gate1_not_IO2 connected to GROUND

dwc_usb3_sspx1_hspx1_ns






ERC NPVDD150




dwc_usb3_sspx1_hspx1_ns







DVP delay line




TRNG delay line




BB&ISP spare gates








TOP DECAP




SUB CEVA ECO DECAP









SUB CA7 ECO DECAP












HEVC ECO DECAP




DDR ECO DECAP




ISP ECO DECAP




BB ECO DECAP




SUB1 ECO DECAP



SUB2 ECO DECAP



SUB3 ECO DECAP



SUB4 ECO DECAP



TSMC recommended Timing signoff criteria

Timing Check	Library PVT Conditions	RC Corner	OCV and Design Margin
		Cworst	(1a) SBOCV on launch+data /capture clock (1b) Clock jitter
Setup	SSG/0.81/125C	Rcworst	OR (2a) +3.9% on launch clock cell, +7.7% on data clock cell
Getup	000/0 04/ 400**	Cworst	and -3.9% on capture cell
	SSG/0.81/-40C**	Rcworst	(2b) -8.5% on capture net (2c) Clock jitter + 25ps setup margin
		Cworst	(1a) SBOCV on launch+data/capture clock
	SSG/0.81/125C	Rcworst	(1b) Flop hold constraint variation margin OR
		Cworst	(2a) -4.9% on launch clock cell, -12.7% on data cell
	SSG/0.81/-40C**	Rcworst	and +4.9% on capture cell
		Reworst	(2b) -8.5% on launch clock net, -8.5% on data net (2c) 70ps hold margin
		Cworst	(1a) SBOCV on capture clock
Hold	FF/0.99/125C	Rcworst	(1b) Flop hold constraint variation margin per PVT OR
	FF/0.99/-40C**	Cworst	(2a) +13.9% on capture cell
	FF/0.99/-40C***	Rcworst	(2b) -8.5% on launch clock net, -8.5% on data net (2c) 50ps hold margin
	EE/0.00/4250	Cbest	(1a) SBOCV on capture clock
	FF/0.99/125C	Rcbest	(1b) Flop hold constraint variation margin per PVT
		Cbest	OR
	FF/0.99/-40C**	Rcbest	(2a) +13.9% on capture cell (2b) +8.5% on capture net (2c) 50ps hold margin



Timing signoff criteria for Artosyn Sirius

				1.8v@EMMC/SD IO	3.	.3V@ EMMC/SI	D IO	
Туре	Core Voltage	LIB	RC	function	MBIST	AC scan capture	DC scan	scan shift
setup		WC (SS125)	Cworst	√	√	V	٧	٧
	Normal	WC (SS125)	RCworst	√	√	٧	٧	√
		WCL (SSm40)	Cworst	٧	√	٧	٧	√
		WCL (SSm40)	RCworst	√	√	٧	٧	√
hold	Normal	WC (SS125)	Cworst	٧	٧	V	٧	√
	Voltage @	WC (SS125)	RCworst	√	V	V	٧	٧
	CEVA/CA7 core	WCL (SSm40)	Cworst	√	√	V	٧	√
		WCL (SSm40)	RCworst	√	√	V	٧	√
		ML(FF125)	Cbest	√	√	V	٧	√
		ML(FF125)	RCbest	√	√	V	٧	٧
		LT(FFm40)	Cbest	√	√	V	٧	√
		LT(FFm40)	RCbest	√	√	V	٧	٧
	Over Drive @	WC (SS125)	Cworst	√				
	CEVA/CA7 core	WC (SS125)	RCworst	√				
		WCL (SSm40)	Cworst	√				
		WCL (SSm40)	RCworst	√				
		OD_ML(FF125)	Cbest	√				
		OD_ML(FF125)	RCbest	√				
		OD_LT(FFm40)	Cbest	٧				
		OD_LT(FFm40)	RCbest	٧				

No OCV derating on IO instances



Clock Uncertainty@Function Mode

clock period	clock name	setup uncertainty	hold uncertainty (FF)	hold uncertainty (SS)
>= 800M	a7pll_clk, cortexa7_clk, l2_clk	50ps	40ps	70ps
< 800M		75PS	40PS	70PS
ceva	*cevaxm4_core*_clk	30ps	40ps	70ps
DDR PHY clocks	set_clock_uncertainty -setup 0.12 -from [get_clocks {AC_CTL_CLK DX*_CTL_CLK}] -to [get_clocks ddr_pll_clk] set_clock_uncertainty -setup 0.12 -from [get_clocks ddr_pll_clk] -to [get_clocks {AC_CTL_CLK DX*_CTL_CLK}] set_clock_uncertainty -setup 0.12 -from [get_clocks DX*_DDR_CLK] -to [get_clocks DX*_DDR_CLK] set_clock_uncertainty -hold 0.16 -from [get_clocks {AC_CTL_CLK DX*_CTL_CLK}] -to [get_clocks ddr_pll_clk] set_clock_uncertainty -hold 0.16 -from [get_clocks ddr_pll_clk] -to [get_clocks AC_CTL_CLK DX*_CTL_CLK]] set_clock_uncertainty -hold 0.16 -from [get_clocks ddr_pll_clk] -to [get_clocks DX*_DDR_CLK] -to [get_clocks ddr_pll_clk] -to [get_clocks DX*_DDR_CLK] -to [get_clocks DX*_DDR_CLK]	120ps	160ps	160ps
usb clocks	sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk \ sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk \ sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk \ sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk \ sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk \ sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk \ sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk \ sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk \ sirius_sub_1_inst/usb3_top_inst/phy/sspx1_tx0_out_word_clk \ sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk \ sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk \ sirius_sub_1_inst/usb3_top_inst/phy/RXOCLK \ usb3_top_inst_mpll_word_clk \ usb3_top_inst_mpll_word_clk \ usb3_top_inst_mpll_word_clk \ usb3_top_inst_rx0_clk \ sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK \ sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK \ sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK \ sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK \ sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK \ sirius_sub_1_inst_usb3_top_inst/phy/pll_480m_clk_in \ usb3_top_inst_PHYCLOCKO \ usb3_top_inst_PHYCLOCKO \ usb3_top_inst_PHYCLOCKO \ usb3_top_inst_CLK480M \ usb3_top_inst_CLK48MM HCI \ usb3_top_inst_CLK12MOHCI \	200ps	100рѕ	100рѕ

Full Chip Hold Timing Violation Summary (PBA mode)

No OCV derating on IO instances

				1.8v@EMMC/SDIO
Туре	Core Voltage	LIB	RC	function
hold	Normal Voltage @	WC (SS125)	Cworst	- 0.0006 (1)
	CEVA/CA7 core	WC (SS125)	RCworst	clean
		WCL (SSm40)	Cworst	clean
		WCL (SSm40)	RCworst	clean
		ML(FF125)	Cbest	-0.001 (27)
		ML(FF125)	RCbest	-0.005 (31)
		LT(FFm40)	Cbest	-0.0008 (14)
		LT(FFm40)	RCbest	-0.008 (79)
	Over Drive @	WC (SS125)	Cworst	- 0.0006 (1)
	CEVA/CA7 core	WC (SS125)	RCworst	-0.0003 (1)
		WCL (SSm40)	Cworst	-0.0036 (9)
		WCL (SSm40)	RCworst	-0.0018(1)
		OD_ML(FF125)	Cbest	-0.002 (32)
		OD_ML(FF125)	RCbest	-0.005(31)
		OD_LT(FFm40)	Cbest	-0.0008 (14)
		OD_LT(FFm40)	RCbest	-0.008 (82)

Setup Timing Violation Summary (PBA mode)

▲ Full Chip (exclude CEVA/DDR)

				1.8v@EMMC/SDIO
Туре	Core Voltage	LIB	RC	function
setup		WC (SS125)	Cworst	clean
	Normal	WC (SS125)	RCworst	clean
		WCL (SSm40)	Cworst	-0.002 (2)
		WCL (SSm40)	RCworst	clean

▲ DDR (500M)

				1.8v@EMMC/SDIO	
Туре	Core Voltage	LIB	RC	function	
setup		WC (SS125)	Cworst	clean	
	Normal	Normal	WC (SS125)	RCworst	clean
		WCL (SSm40)	Cworst	clean	
		WCL (SSm40)	RCworst	clean	

▲ CEVA (600M, non-OD)

				1.8v@EMMC/SD IO
Туре	Core Voltage	LIB	RC	function
setup		WC (SS125)	Cworst	clean
	Normal	WC (SS125)	RCworst	clean
		WCL (SSm40)	Cworst	-0.015 (24)
		WCL (SSm40)	RCworst	clean

▲ DDR	(533M)			1.8v@EMMC/SDIO		
Туре	Core Voltage	LIB	RC	function		
setup		WC (SS125)	Cworst	clean		
	Normal	WC (SS125)	RCworst	-0.006 (1)		
		WCL (SSm40)	Cworst	-0.0859 (65) , 120ps uncertainty		
		WCL (SSm40)	RCworst	-0.0276 (2), 120ps uncertainty		

IO Timing

	const	raint	wc_cwo	rst_125	wc_rcwo	rst_125	wc1_cwc	orst_m40	wcl_rcw	orst_m40	ml_cbe	st_125	ml_rcb	est_125	lt_cbe	st_m40	lt_rcbe	est_m40
IO INPUT	clk skew	data skew																
DVP	2. 1	0.5	meet	meet														
SD	N/A	0.2	N/A	meet														
EMMC	N/A	0.5	N/A	meet														
ETH	N/A	0.5	N/A	meet														
FLASH	0. 2	0.2	meet	meet														

	constraint wc_cworst_125		onstraint wc_cworst_125 wc_rcworst_125 wcl_cworst_m40			wcl_rcworst_m40 ml_cbest_125			ml_rcbest_125		lt_cbest_m40		lt_rcbest_m40					
IO OUTPUT	lcik skew	data skew	clk skew	data skew	clk skew	data skew	clk skew	data skew	clk skew	data skew	clk skew	data skew	clk skew	data skew	clk skew	data skew	clk skew	data skew
EMMC	0.5	0.2	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet
SD	0.5	0.5	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet
TRACE	1	0.65	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet
ETH	0.3	0.2	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet
DVP	1.2	0.8	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet
FLASH	0.5	0.5	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet
I2S GBE_PAD	1	1	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet
I2S I2S_PAD	1	1	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet
HDMI GBE_PAD	1	1	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet
HDMI I2S_PAD	1	1	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet	meet

No OCV derating on IO instances



TypeC Clock Skew Violations

- ▲ TypeC clock skew violation due to OCV
- ▲ WCL Cworst clock skew listed as below

pin	rise_tran_max	rise_tran_min	fall_tran_max	fall_tran_min
sirius_sub_3_inst/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/cmn_psm_clk_in	0.083723	0.083458	0.079206	0.078442
sirius_sub_3_inst/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/xcvr_psm_clk_ln_2	0.109012	0.108966	0.099471	0.099634
sirius_sub_3_inst/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/xcvr_psm_clk_ln_1	0.099122	0.099059	0.090591	0.090674
sirius_sub_3_inst/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/xcvr_psm_clk_ln_0	0.098405	0.098341	0.089871	0.089975
sirius_sub_3_inst/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/xcvr_psm_clk_ln_3	0.11093	0.110884	0.101314	0.101439
pin	max_rise_arriva	min_rise_arrival	max_fall_arrival	min_fall_arrival
sirius_sub_3_inst/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/cmn_psm_clk_in	2.732111	2.44608	2.681993	2.403781
sirius_sub_3_inst/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/xcvr_psm_clk_ln_2	2.690405	2.408958	2.640404	2.368251
sirius_sub_3_inst/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_p		2.408958 2.341162		2.368251 2.297656
sirius_sub_3_inst/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/xcvr_psm_clk_ln_2 sirius_sub_3_inst/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_p	2.617184		2.564248	

Floating Macro Pins

```
floating InOut
Warning: InOut term >>>> hdmi_top_inst/u_DWC_hdmi_rx/u_phy/VREF_SE_TOARC <<<< have no drive.
Warning: InOut term >>>> hdmi_top_inst/u_DWC_hdmi_rx/u_phy/VREF_CM_TOARC <<<< have no drive.
Warning: InOut term >>>> pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pads0/resref_s <<<< have no drive
Warning: InOut term >>>> cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/cmn_atb_core_0 <<<< have no
drive.
Warning: InOut term >>>> cdn typec subsystem top inst/u cdnsusbss drd ips/u cdnsusbss drd phy/u sdtc01cay t28hpc 4t2r vf180 6020/u pma/cmn atb core 1 <<<< have no
drive.
floating Input
Error: Input term >>>> hdmi_top_inst/u_dwc_hdmi1rxio/TRIGB <<<< have no drive!
Error: Input term >>>> hdmi top inst/u dwc hdmi1rxio/TRIGA <<<< have no drive!
Error: Input term >>>> hdmi top inst/u dwc hdmi1rxio/OVDD <<<< have no drive!
Error: Input term >>>> hdmi_top_inst/u_dwc_hdmi1rxio/BOOST <<<< have no drive!
Error: Input term >>>> usb3_top_inst/U_usb3_ssphy/usb3_pipe/phy/ATBSP <<<< have no drive!
Error: Input term >>>> usb3_top_inst/U_usb3_ssphy/usb3_pipe/phy/ATBSM <<<< have no drive!
Error: Input term >>>> usb3 top inst/U usb3 ssphy/usb3 pipe/phy/ATBFP <<<< have no drive!
Error: Input term >>>> usb3_top_inst/U_usb3_ssphy/usb3_pipe/phy/ATBFM <<<< have no drive!
Error: Input term >>>> pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/atb_f_p <<<< have no drive!
Error: Input term >>>> pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/atb_f_m <<<< have no drive!
Error: Input term >>>> pcie iip device inst/u subsystem/u phy/pcie pipe/phy/atest <<<< have no drive!
Error: Input term >>>> pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/atb_s_p <<<< have no drive!
Error: Input term >>>> pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/atb_s_m <<<< have no drive!
```

MBIST Controller Distribution

▲ There are 139 MBIST controllers

Block	MBIST Controller Num
baseband	23
ca7 core	none
ca7 harden	1 (share bus)
ca7 sub subsystem	none
ceva harden	none
ceva subsystem	2
ceva core	6
DDR	none
HEVC	26
ISP	15
SUB1	9
SUB2	18
SUB3	17
SUB4	17
ТОР	5

Scan Test Coverage

▲ Stuck-At Test Coverage:

- ▶ Domain1 (ceva_harden, ceva_core*4, sub2, hevc): 99.3%
- ▶ Domain2 (The left): 98.5%

▲ Transition Test Coverage:

▶ Domain1: 84.0%

▶ Domain2: 81.8%

Other reports

▲ Transition Violation Summary:

transition_violation_reports_20171024.tar.gz

▲ Noise Violation Summary:

noise_violation_reports.20171024.rpt.tar.gz

▲ VCLP Violation Summary:

20171022_vclprpt.tar.gz

▲ Formal Verification Summary:

formal_verifcation_reports.20171024.tar.gz

▲ TypeC clock Skew Violations:

typec_skew_20171020.rpt



www.verisilicon.com

