## **MT Form**

Device Name: TMJX23 MT Version: MT-TMJX23-001 (Active)

## 1. Customer's Instruction

## 2. Project Information

Customer: AN61 / SHICC

Fab: FAB15

TSMC Product Name: TMJX23 Customer Project Name: LVTM0281703
Contact: Rui Han Tel: 021-61609878

Email: hanrui@icc.sh.cn

Email Cc: tangxl@icc.sh.cn, hanrui@icc.sh.cn, shen@icc.sh.cn, fanliping@icc.sh.cn,

Sheng.Chen@verisilicon.com, qiuhua.huang@verisilicon.com

Editor: AN61001 Update Date: 11/07/2017 19:52:30

(GMT/UTC+8)

Submit Time: 11/07/2017 15:24:42 (GMT/UTC+8) Submit Sequence: 10

## 3. Technology Information

No	Question	Answer
1.	Fab	FAB15
2.	TSMC Technology Selection	
2.1	Geometry	28 nm
2.2	Technology	CL/CMOS LOGIC
	Device	HC/High Performance Compact Mobile Computing
	Process	ELK Cu
2.3	Voltage	0.9/1.8
2.4	Poly / metal layer quantity (Excluding RDL(MD) Layer)	1P / 8M
2.5	Poly gate material	HKMG
2.6	N-Buried Layer for EPI deposition	N
	Technology code(TL4)	CLN28HC41001 / 28 nm, CMOS LOGIC High Performance Compact Mobile Computing ELK Cu, 1P10M, HKMG, 0.9/1.8V
	Remark	CLN28HPC
3.	Service Stage	WF=>BP
3.1	Bump Type (FS: Front side; BS: Backside)	FS Lead free
	Backend Technology code(TL2)	N28BPL00012001 / 28 nm, Bumping FS Lead free, 12 inch
4.	Product design for automotive	N
4.1	Purchase tsmc automotive service	N

#### 4. Mask Level & RFL Information

#### **4.1 Mask Level Information**

Customer Test Line:

Special Scribe Line Width: No,use TSMC standard

Job View : Request -- Yes

Place -- Internet E-jobview,

Hold Mask? Yes, Hold mask to wait Job View approval : All

layer hold.

Notified Email List -- hanrui@icc.sh.cn

## Form description:

Mask Combination : Completed

## Metal Count(Scheme) = 8 (6 IME/2 TME)

Meta	al Co	unt(Scheme) = 8 (6_IME/2_TM	ΛE)	
No.	ID	Name	Ver.	Code/Option
1	120	OD1-ETCH	Α	
2	121	ODR-ETCH	Α	
3	191	WELL-P-CORE-IMP	Α	
4	118	VT-N-CODE-LV-IMP	Α	
5	193	WELL-P-I/O-IMP	Α	
6	192	WELL-N-CORE-IMP	Α	
7	194	WELL-N-I/O-IMP	Α	
8	152	OD2-ETCH	Α	
9		POLY-GATE-ETCH	Α	
		POLY-CUT-ETCH	Α	
11		LDD-N-I/O-IMP	Α	
12		LDD-P-CORE-IMP	Α	
		VT-P-CORE-LV-IMP	Α	
14		VT-P-PKT-HV-IMP	Α	
		VT-P-CELL-IMP	Α	
		SSD-ETCH	A	
		LDD-P-I/O-IMP	A	
18		LDD-N-CORE-IMP	A	
19		VT-N-CORE-HV-IMP	A	
_		VT-N-CELL-IMP	A	
		S/D-P-IMP	A	
22		S/D-N-IMP	A	
23		ESD-P-IMP	A	
		RPO-ETCH	A	
		SDS-HMR-SiGe-ETCH		
	-	MG-PM-HK-ETCH	A	
27	-	MG-RESISTOR-HK-ETCH		
28		CONTACT-METAL-ETCH		
29		METAL1-CU-ETCH	Α	
30		METAL2-CU-ETCH	Α	
31	-	VIA1-CU-ETCH	Α	
32		METAL3-CU-ETCH	Α	
33		VIA2-CU-ETCH	Α	
34		METAL4-CU-ETCH	Α	
		VIA3-CU-ETCH	Α	
36		METAL5-CU-ETCH	Α	
37	374	VIA4-CU-ETCH	Α	
38	386	METAL6-CU-ETCH	Α	
39	375	VIA5-CU-ETCH	Α	
40	387	METAL7-CU-ETCH	Α	
41	376	VIA6-CU-ETCH	Α	
42	388	METAL8-CU-ETCH	Α	
43	377	VIA7-CU-ETCH	Α	
44	306	VIAR-AL-ETCH	Α	
45	309	METALR-AL-ETCH	Α	
46	308	PASSIVATION2-PAD-ETCH	Α	

47 009 POLYIMIDE-NEGATIVE-PHO A 48 020 UBM-BUMP-PHO A

#### 4.2 RFL Information

Confirm RFL : No Layout Draft ID : No

FTP Server --File Name --User Name --Password --

RFL special note:

#### 5. Device Information

#### 1. Basic Info.

#### 1. Seal Ring

- TSMC has to add seal ring
  - TSMC standard
    - Rectangle (TSMC default seal ring shape for > 0.13 um technology)
    - Octangle (TSMC default seal ring shape for <= 0.13 um technology)</li>
       Specify the shape: Explanation of reserved area
      - Big CSR corner (For <= 0.13um and > 65nm technology)
      - Small CSR corner (For <= 0.13um and > 65nm technology)
      - L-mark CSR corner (For <= 0.13um technology)</p>
  - Approved customized seal ring. Please specify seal ring code :
- Customer added seal ring already
  - TSMC standard
  - Approved customized seal ring.

#### 2. Tapeout database transfer method

DB check will be triggered automatically only if databases are ready in FTP server while MT submit

- A single database under FTP server
- Separate to multiple databases under FTP server
- DB is not ready yet. Will FTP to tsmc server later (Please specify when the database will be ready in 'Customer Instruction')
- Load from old tapeout DB that mask was already made (please specify the old database source in 'Customer Instruction')

## 3. Database Information

FTP Server :	ftp.tsmc.com.tw(HQ site)	FTP User Name: iccan61 FT User Password :	ГР
FTPed File Path/File Name :	2017.11.2.13.15.39/sirius_to	p_mrg_1101_1445.gds.gz.gpg	
Uncomp GDS File Name :	sirius_top_mrg_1101_1445.	gds (case sensitive)	
Uncomp GDS File Size :	96411854848 uncompressed file, not the c	bytes (Please specify the size of the ompressed file.)	
DB Format :	● GDSII ○ OASIS		
SRAM Poly Gate direction on file for N45 and below only	Vertical NONE		
Gate Bias service :	Sizing up Sizing do	wn 🗹 None	
TSMC IP Merge :	Does this device need TSM0 Post Merge Database Infor	• ,	

File Path/File Name : Uncompress File Name :

2017/11/13 iTapeout -- Preview Uncompress File Size: 4. Window Description 1. GDS Data Window Coordinates: 0.0 Y Lower Left X Lower Left X\_Upper 9450.0 Y\_Upper 10000.0 Right um Right um 2. Window Size: X = 9450.010000.0 5. Shrink & Orientation 1. TSMC Applies Shrink: 90.0 % (100%=no shrink) 2. Database Scale: 1x ▼ 3. TSMC Rotation: No ○ 90 degree ○ 180 degree ○ 270 degree (Rotating) counterclockwise) 6. Calma GDS-II Format Structure Name: sirius\_top (case sensitive. maximum: 127 characters) 7. Customer has completed DRC **Design Rule Check** DRC Run by Customer: No • Yes TSMC Command File Version: 22a DRC Result: Pass Fail Have you informed customer service manager of the DRC errors and understood the risk level? Yes
No **2. STI** 1. IP Question Mask code/CAD Remark Answer layer 1 OTP Yes OTP IP name (Exclude IP version) KPTS28HPC128-Pls seperate multiple IPs with a comma R08W01-45C5PL-0V0 OTP vendor Kilopass OTP process category STD 2. COMMON

	Question	Answer	Mask code/CAD layer	Remark
1	Matching Circuit for MOS Array	MATCHING	MATCHING	MATCHING (205;8) is required for LVS and DRC CAD Layer.
		ANARRAY_M	ANARRAY_M	ANARRAY_M (255;21) is required for LVS and DRC CAD Layer.

#### 3. FEOL

Question	Answer	Mask code/CAD layer	Remark
1.8V under drive to 1.5V	Yes	OD18_15	OD18_15 (16;4) is required for LVS and DRC CAD Layer.
	No		
1.8V under drive to 1.2V	Yes	OD18_12	OD18_12 (16;1) is required for LVS and DRC CAD Layer.
	○ No		
SR_DPO	Yes	SR_DPO	SR_DPO (17;7) is required for mask 13D,198,139,123,197,120,13A,130,156.
	1.8V under drive to 1.5V  1.8V under drive to 1.2V	1.8V under drive to 1.5V  No  1.8V under drive to 1.2V  Yes  No	1.8V under drive to 1.5V  Yes  OD18_15  No  1.8V under drive to 1.2V  Yes  OD18_12  No

		○ No		
4	SR_DOD			SR_DOD layer is used for dummy od subject to logic bias and OPC.
		Yes	SR_DOD	SR_DOD (6;7) is required for mask 198,120,130.
		○ No		
5	OD resistor	Yes	RH_OD	RH_OD (117;1) is required for mask 116,114,115,113,123.
		○ No		
6	High-R resistor			High-R resistor is required both Mask 13Fand RH_PO(117;2) Non-High-R resistor is required RH_PO(117;2)
		Yes	13F, RH_PO	Mask 13F is required. RH_PO (117;2) is required for mask 116,114,13D,115,113,123,120,155.
		○ No		
7	Inductor with NT_N			Inductor of TSMC PDK must use NT_N layer.
		Yes	NT_N	NT_N (11;0) is required for mask 116,114,191,193.
		No		
8	Junction Diode	<ul><li>Yes</li></ul>	DIODMY	DIODMY (119;0) is required for mask 198,123.
		○ No		
9	Low Leakage Diode	O Yes	DIODMY_L	DIODMY_L (255;53) is required for mask 116,114,115,113.
		No		
10	NMOS Ultra High VT	Yes	11B, VTUH_N	Mask 11B is required.
		No		
11	PMOS Ultra High VT	Yes	11A, VTUH_P	Mask 11A is required.
		No		
12	NMOS Ultra Low VT	Yes	11R, 118, VTUL_N, VTL_N	Mask 118 is required. Mask 11R is required.
		No		
13	PMOS Ultra Low VT	O Yes	11Q, VTUL_P	Mask 11Q is required.
		No		
14	NMOS High VT	Yes	11H, VTH_N	Mask 11H is required.
		○ No		
15	PMOS High VT	Yes	11G, VTH_P	Mask 11G is required.
		O No		
16	AVT mos device	- INU		AVT mos deivce (CORELDD_IO) tapeout or not
-		O Yes	AVT	AVT (207;10) is required for mask 116,114,191,193.
		● No		
17	HVNMOS	Yes	HVD_N	HVD_N (91;1) is required for mask 116,198,194,197,155,193.
		No		
18	HVPMOS	Yes	HVD_P	HVD_P (91;2) is required for mask 115,198,194,197,155,193.
		● No		
19	Deep N-Well	Yes	119, DNW	DNW Mask 119 is required. DNW (1;0) is required for mask 119.

		No		
20	NW resistor	Yes	NWDMY	NWDMY (114;0) is required for LVS and DRC CAD Layer.
		No		
21	OD Dummy	Yes	DOD	DOD (6;1) is required for dummy CAD layer.
		○ No		
22	POLY Dummy	Yes	DPO	DPO (17;1) is required for dummy CAD layer.
		No		
23	Varactor	Yes	VAR	VAR (143;0) is required for mask 116,114,115,113,123.
		No		
24	BJT device	Yes	BJTDMY	BJTDMY (110;0) is required for mask
		○ No		116,114,115,198,113,123.
25	SR ESD	INO		DRC dummy layer to waive RDR rules for ESD devices
25	SK_ESD		SR_ESD	SR_ESD (121;0) is required for mask 123.
		Yes	OI\_LOD	- COD (121,0) is required for mask 120.
		No		
26	SRAM (0.9V)	Yes	112, 199, CO_12, CO_13, CO_16, PO_12, SRAMDMY;0, SRAMDMY;1, SRM, CO_15, CO_11, CO_14, PRBOUNDARY, RODMY	SRM (50;0) is required for mask 114,13D,198,113,139,123,197,120,130,156,192. SRAMDMY;0 (186;0) is required for mask 114,139,113,123,197,191,156,192,378,13D,198,120,130. PO_12 (17;12) is required for mask 139.
	TSMC N28 GL SRAM bit cell	SP-HD 0.127 um^2 (drawing 0.156 um^2)	SRM_10	SRM_10 (50;10) is required for mask 198,123,197,120,191,130,156.
		SP-HC 0.155 um^2 (drawing 0.192 um^2)	SRM_11	SRM_11 (50;11) is required for mask 198,123,197,120,191.
		DP-HC 0.315 um^2 (drawing 0.389 um^2)	SRM_13	SRM_13 (50;13) is required for mask 120,130.
		TP-8T-HC- MUXN 0.24 um^2 (drawing 0.297um2)	SRM_18	SRM_18 (50;18) is required for mask 120,130,156.
	Other Bit cell	No		The SRAM in [others] will not be carried into logic operation for mask making at this moment. If you cannot find the bit cell you want in the options above, please contact tsmc.
	Memory size	52,622400?		
	SRAM Poly Orientation	Vertical Poly		All SRAM device (both N and P) requires Poly in single orientation
27	LL SRAM(1.0V)	No		
28	Native VT	Yes	NT_N	NT_N (11;0) is required for mask 116,114,191,193.
		No		
29	NMOS Core Low VT	Yes	118, VTL_N	Mask 118 is required.

		O No		
30	PMOS Core Low VT	Yes	117, VTL_P	Mask 117 is required.
		○ No		
31	ESD	Yes	111, ESDIMP	ESDIMP Mask 111 is required. ESDIMP (189;0) is required for mask 111.
		O No		
32	Dummy TCD insertion			Dummy TCD is a must. Pls refer to DRM if choose "No". Dummy TCD Cad layer [FEOL]: TCDDMY(165;1), TCDDMY_H(165;4), TCDDMY_V(165;5), TCDDMY_FH(165:6), TCDDMY_FV(165;7); [BEOL]:TCDDMY_M1(165;61), TCDDMY_FM1(165;31) are required to mark Dummy TCD area.
		Yes	TCDDMY, TCDDMY_FH, TCDDMY_FV	TCDDMY_FH (165;6) is required for LVS and DRC CAD Layer. TCDDMY_FV (165;7) is required for LVS and DRC CAD Layer. TCDDMY (165;1) is required for LVS and DRC CAD Layer.
		O No		
33	HIA Diode	Yes	HIA_DUMMY, HIA_DUMMY	HIA_DUMMY (168;0) is required for mask 198. HIA_DUMMY (168;0) is required for LVS and DRC CAD Layer.
		○ No		
34	In-chip OVL Insertion			In-chip OVL is a must for the big die such as 1x1, 1x2, 2x1 and refers to DRM. In chip OVL Cad layer ICOVL(165;3) is required to mark in chip OVL area
		Yes	ICOVL, ICOVL	ICOVL (165;3) is required. ICOVL (165;3) is required for LVS and DRC CAD Layer.
		No		
ME	TAI			

#### 4. METAL

Question	Answer	Mask code/CAD layer	Remark
No. of metal layers (Excluding RDL(MD) Layer)	8		
No. of std inter metal	6		Std inter metal includes M1
M7/V6 feature	Std. thick Metal Mz-8XTM		
M8/V7 feature	Std. thick Metal Mz-8XTM		

## 5. BEOL

	Question	Answer	Mask code/CAD layer	Remark
1 C	CO_VIRT			Currently, TSMC will request to tape out M1/CO masks both if Retool CO mask due to M1 OPC reference. If you wants to retool CO layer only for ROM revison, please provide CO_VIRT.
		Yes	CO_VIRT	CO_VIRT (30;30) is required for mask 360.
		No		
2	Metal fuse by circuit trim	No		
3	Dummy Metal	Yes		
	Dummy Metal layer	M1	DM1	DM1 (31;1) is required for dummy CAD layer.
		M2	DM2	DM2 is required for dummy CAD layer.
		M3	DM3	DM3 is required for dummy CAD layer.

3	i	Tapeout Preview	
	M4	DM4	DM4 is required for dummy CAD layer.
	M5	DM5	DM5 is required for dummy CAD layer.
	M6	DM6	DM6 is required for dummy CAD layer.
	M7	DM7	DM7 is required for dummy CAD layer.
	M8	DM8	DM8 is required for dummy CAD layer.
Dummy Via (DVIAx)	Yes		DVIAx (dummy Via) is for VIAx only. And is must for flip-chip and WLCSP. Please have DVIAx in the gds
Dummy Via (DVIAx) layer	DVIA1	DVIA1	DVIA1 (51;1) is required for dummy CAD layer.
	DVIA2	DVIA2	DVIA2 (52;1) is required for dummy CAD layer.
	DVIA3	DVIA3	DVIA3 (53;1) is required for dummy CAD layer.
	DVIA4	DVIA4	DVIA4 (54;1) is required for dummy CAD layer.
	DVIA5	DVIA5	DVIA5 (55;1) is required for dummy CAD layer.
Virtual VIAx (VIAx_VIRT)	Yes		Virtual VIAx for Mx/x+1 mask OPC reference in ROM region. (Only for Vx, not Vy/Vz/Vr/Vu)
Virtual VIAx (VIAx_VIRT) layer	VIA1_VIRT	VIA1_VIRT	VIA1_VIRT (51;200) is required for mask 380,360.
OPC Dummy metal	Yes		
OPC Dummy Metal layer	M1	DM1_O	DM1_O (31;7) is required for mask 360.
	M2	DM2_O	DM2_O is required for mask 380.
	M3	DM3_O	DM3_O is required for mask 381.
	M4	DM4_O	DM4_O is required for mask 384.
	M5	DM5_O	DM5_O is required.
	M6	DM6_O	DM6_O is required.
MOM	Yes		
If use TSMC MOM IP	Yes		
	O No		
MOM Stacking metal layer (e.g: M1-M4)	M1-M6		
	Virtual VIAx (VIAx_VIRT)  Virtual VIAx (VIAx_VIRT) layer  OPC Dummy metal  OPC Dummy Metal layer  MOM  If use TSMC MOM IP	M4       M5         M6       M7         M8       Yes         Dummy Via (DVIAx) layer       DVIA1         DVIA2       DVIA3         DVIA4       DVIA5         Virtual VIAx (VIAx_VIRT)       Yes         Virtual VIAx (VIAx_VIRT) layer       VIA1_VIRT         OPC Dummy metal       Yes         OPC Dummy Metal layer       M1         M2       M3         M4       M5         M6       M6         MOM       Yes         If use TSMC MOM IP       Yes         No       No         MOM Stacking metal layer (e.g:       M1-M6	M4

## 6. TOP MODULE

	Question	Answer	Mask code/CAD layer	Remark
1	CUP(Circuit under pad)	Yes	WBDMY	WBDMY (157;0) is required for LVS and DRC CAD Layer.
		No		
2	Add Sealring by customer	Yes	SEALRING, SEALRING_ALL	SEALRING (162;0) is required for mask 123. SEALRING_ALL (162;2) is required for mask 123,307,309.
		No		
3	RDL	AP RDL	306, 309	Mask 306,309 is required.
	Flip chip, Wire bond, WLCSP or CoWoS (Micro bump)			For WLCSP,please must inform TSMC for service supporting
		Flip chip	RV, AP, CB2_FC	RV (85;0) is required for mask 306. CB2_FC (86;0) is required for mask 308. AP (74;0) is required for mask 309.
	Ground-up pad	Yes	CBD	CBD (169;0) is required for mask 107,306.
		No		

1/13	3					11	apeout Preview				
4	Polyimid	e (in f	ab)	`	⁄es		009, PM	PM Mask 0 PM (5;0) is			009.
	Polyi	mide	material	<u></u>	HD410	4					
BF	: Bumpii	ng									
			Question		Ar	nswer	Mask code/CAE layer	)	R	emark	
1	Solder T	уре		L	eadfre	ee					
	Bump Ag composition (%)				SMC :	STD					
	Substrate type				Build up (BU, FCBGA)			Required to 1VIAz + 1M Laminate s	1z for N	16~45 LF b	
								Required to 1VIAz + 1M BU substra and dies six top metal th N16~45 LF core thicknown 100mm 2.  Al Pad RDL N16~45 LF	Iz for Note to core te core ze =< 10 nickness bump of ess >= 8	16~45 LF b thickness > 00mm2. Re s >= 2VIAz other than E 300um and ess must =	tump with equire total + 2Mz for BU substrate dies size >
	E	Bump	density	>	»= 9%			define. TSMC reco			density
	Е	Bump	Pitch (um)	1	50<=F	P<160		Please con 400mm2.			size >
	UBM Width (um)				30		Please contact TSMC as die size > 400mm2.			size >	
	Е	Bump	height (um)	7	'5			Please contact TSMC as die size > 400mm2.			
	No. o	of bun	nps per chip	2	2738						
	Bump site				ΓSMC i	in-house		1. "TSMC in processed "Outsourcir appoint tsm bump found service, ple Turnkey tea	in TSM0 ng" mea nc to do dry 2. If ease cor	C bump line ns that cus bump proc need "Outs ntact TSMC	e; tomer ess in other sourcing" ; Backend
	BackLap after Bump							1. Include of other comp polyimide s based on w process (ta after bump information	any. 2. urface t vith or w pe/de-ta Please	TSMC proving the p	ride rocess lapping er front side
					O Yes	;					
	No										
. N	/IT Lay	ers									
	Tooling Process La				ver .		Circuit Pattern CAD Layer Name	Drawing LOGO CAD Layer Y	Digitized Area Tone	TSMC applied bias/logi	
	tapeout All tapeout later All dry run	ID	Name	Servic Stage		Code/ Option		π	<ul><li>N</li></ul>	10110	Jidonogii
	tapeout	120	OD1-ETCH	WF	Α		OD	6;0		D	TSMC standard
											u

/ 1 1/	10					Trapeout Treview			
3	tapeout	191	WELL-P-CORE-	WF	A	LOGICAL OPR		D	standard TSMC standard
4	tapeout	118	VT-N-CODE-LV- IMP	WF	A	VTL_N	12;0	D	TSMC standard
5	tapeout	193	WELL-P-I/O-IMP	WF	А	LOGICAL OPR		С	TSMC standard
i	tapeout	192	WELL-N-CORE- IMP	WF	Α	NW	3;0	С	TSMC standard
	tapeout	194	WELL-N-I/O-IMP	WF	Α	LOGICAL OPR		С	TSMC standard
1	tapeout	152	OD2-ETCH	WF	Α	OD_18	16;0	D	TSMC standard
	tapeout		POLY-GATE- ETCH	WF	A	PO	17;0	D	TSMC standard
0	tapeout		POLY-CUT-ETCH		A	PO_11	17;11 	С	TSMC standard
	tapeout		LDD-N-I/O-IMP	WF	A	LOGICAL OPR		С	TSMC standard
	tapeout		LDD-P-CORE-IMP		A	LOGICAL OPR	40.0	С	TSMC standard
	tapeout		VT-P-CORE-LV-IMP	WF	A	VTL_P	13;0	С	TSMC standard
	tapeout		VT-P-PKT-HV-IMP		A	VTH_P	68;0	С	TSMC standard
	tapeout		VT-P-CELL-IMP	WF	A	LOGICAL OPP		C C	TSMC standard
	tapeout		SSD-ETCH	WF	Α	LOGICAL OPP		С	TSMC standard TSMC
	tapeout		LDD-P-I/O-IMP	WF	A	LOGICAL OPR		C	standard
	tapeout		VT-N-CORE-HV-	WF	A		67;0	C	standard
	•		IMP VT-N-CELL-IMP	WF	A A	VTH_N LOGICAL OPR	67,0	C	standard
	tapeout		S/D-P-IMP	WF	A A	PP	25;0	С	standard
	tapeout		S/D-N-IMP	WF	A A	NP	26;0	C	standard
	tapeout		ESD-P-IMP	WF	A A	ESDIMP	189;0	C	standard
			RPO-ETCH	WF			29;0	D	standard
	tapeout				Α	RPO		С	standard
	tapeout		SDS-HMR-SiGe- ETCH	WF	A	LOGICAL OPR	205:6	D	standard
	tapeout		MG-PM-HK-ETCH MG-RESISTOR-	WF	A A	PMET_DRAW LOGICAL OPR	205;6		standard
	tapeout		HK-ETCH CONTACT-			CO	30;0	C	standard
	tapeout		METAL-ETCH	WF	A				TSMC standard
	tapeout		METAL 2 CLL	WF	A	M1	31;0	С	TSMC standard
	tapeout		METAL2-CU- ETCH	WF	A	M2	32;0	С	TSMC standard
	tapeout		VIA1-CU-ETCH	WF	A	V1	51;0	С	TSMC standard
)2	tapeout	აგ1	METAL3-CU- ETCH	WF	A	M3	33;0	С	TSMC standard

17/11/	13				ļ	rapeout Freview			
33	tapeout	379	VIA2-CU-ETCH	WF	Α	V2	52;0	С	TSMC standard
34	tapeout	384	METAL4-CU- ETCH	WF	Α	M4	34;0	С	TSMC standard
35	tapeout	373	VIA3-CU-ETCH	WF	Α	V3	53;0	С	TSMC standard
36	tapeout	385	METAL5-CU- ETCH	WF	Α	M5	35;0	С	TSMC standard
37	tapeout	374	VIA4-CU-ETCH	WF	Α	V4	54;0	С	TSMC standard
38	tapeout	386	METAL6-CU- ETCH	WF	Α	M6	36;0	С	TSMC standard
39	tapeout	375	VIA5-CU-ETCH	WF	Α	V5	55;0	С	TSMC standard
40	tapeout	387	METAL7-CU- ETCH	WF	Α	M7	37;40	С	TSMC standard
41	tapeout	376	VIA6-CU-ETCH	WF	Α	V6	56;40	С	TSMC standard
42	tapeout	388	METAL8-CU- ETCH	WF	Α	M8	38;40	С	TSMC standard
43	tapeout	377	VIA7-CU-ETCH	WF	Α	V7	57;40	С	TSMC standard
44	tapeout	306	VIAR-AL-ETCH	WF	Α	RV	85;0	С	TSMC standard
45	tapeout	309	METALR-AL- ETCH	WF	Α	AP	74;0	D	TSMC standard
46	tapeout	308	PASSIVATION2- PAD-ETCH	WF	Α	CB2_FC	86;0	С	TSMC standard
47	tapeout	009	POLYIMIDE- NEGATIVE-PHO	WF	Α	PM	5;0	D	TSMC standard
48	tapeout	020	UBM-BUMP-PHO	BP	Α	UBM	170;0	D	TSMC standard

# 4. Tape-out Layer Usage

No	Tape Out Layer Usage	Circuit Layer
1	ANARRAY_M	255;21
2	AP	
		74;0
3	BJTDMY	110;0
4	CB2_FC	86;0
5	СО	30;0
6	CO_11	30;11
7	CO_12	30;12
8	CO_13	30;13
9	CO_14	30;14
10	CO_15	30;15
11	CO_16	30;16
12	DIODMY	119;0
13	DM1	31;1
14	DM1_O	31;7
15	DM2	32;1
16	DM2_O	32;7
17	DM3	33;1
18	DM3_O	33;7
19	DM4	34;1
20	DM4_O	34;7
21	DM5	35;1
22	DM5_O	35;7

717711713		Trapeout Treview
23	DM6	36;1
24	DM6_O	36;7
25	DM7	37;41
26	DM8	38;41
27	DOD	6;1
28	DPO	17;1
29	DVIA1	51;1
30	DVIA2	52;1
31	DVIA3	53;1
32	DVIA4	54;1
33	DVIA5	55;1
34	ESDIMP	189;0
35	HIA_DUMMY	168;0
36	 M1	31;0
37	M2	32;0
38	M3	33;0
39	M4	34;0
40	M5	35;0
41	M6	36;0
42	M7	37;40
43	M8	38;40
44	MATCHING	205;8
45	NP	26;0
46	NT_N	11;0
47	NW	3;0
48	OD	6;0
49		
	OD18_12	16;1
50	OD18_15	16;4
51	OD_18	16;0
52	PM	5;0
53	PMET_DRAW	205;6
54	PO	17;0
55	PO_11	17;11
56	PO_12	17;12
57	PP	25;0
58	PRBOUNDARY	108;0
59	RH_OD	117;1
60	RH_PO	117;2
61	RODMY	49;0
62	RPO	29;0
63	RV	85;0
64	SRAMDMY;0	186;0
65	SRAMDMY;1	186;1
66	SRM	50;0
67	SRM_10	50;10
68	SRM_11	50;11
69	SRM_13	50;13
70	SRM_18	50;18
71	SR_DOD	6;7
72	SR_DPO	17;7
73	SR_ESD	121;0
74	TCDDMY	165;1

75	TCDDMY_FH	165;6
76	TCDDMY_FV	165;7
77	UBM	170;0
78	V1	51;0
79	V2	52;0
80	V3	53;0
81	V4	54;0
82	V5	55;0
83	V6	56;40
84	V7	57;40
85	VAR	143;0
86	VIA1_VIRT	51;200
87	VTH_N	67;0
88	VTH_P	68;0
89	VTL_N	12;0
90	VTL_P	13;0