

- .\sirius\_ek\_v001.DSN
  - SCHEMATIC1
    - P01\_COVER
    - P02\_BLOCK DIAGRAM
    - P03\_POWER TREE
    - P04\_POWER SUPPLY
    - P05\_Sirius\_Power1
    - P06\_Sirius\_Power2
    - P07\_Sirius\_DDR
    - P08\_DDR4-0
    - P09\_DDR4-1
    - P10\_Sirius\_CTL\_RF
    - P11\_Sirius\_Memory
    - P12\_EMMC\_SD
    - P13\_FLASH\_SDIO
    - P14\_Sirius\_RGMII
    - P15\_Sirius\_Highspeed\_1
    - P16\_Sirius\_Highspeed\_2
    - P17\_Sirius\_SPI\_UART\_DBG
    - P18\_Sirius\_DVP\_I2S\_I2C
    - P19\_CONN\_HDMI
    - P20\_CONN\_PCIE
    - P21\_CONN\_MIPI
    - P22\_CONN\_USB\_TYPEC
    - P23\_CONN\_USB\_PD
    - P24\_CONN\_DVP
    - P25\_CONN\_Other
    - P26\_LED
    - P27\_PowerBackup

D

D

C

C

B

B

A

A

<div><div>artosyn</div><div>ARTOSYN CONFIDENTIAL</div></div>		
Designed by Wuping Wang	Project Name Sirius EK V001	Rev 1.0.0
Date 2017.11.22	Size A4	Page Title P02_BLOCK DIAGRAM
Dept: R&D, ARTOSYN		Sheet 2 of 27

Power Sequence

1  
Power Tree

D

C

B


A

D


C

B


A




POWER INPUT




12V PCIE&RF CON POWER




5V BOARD POWER




3.3V CON POWER




SYSTEM RESET




PMU1



PMU2



BUTTON & LEVEL SHIFT




D






C


B

A


1









# Basic set of Decoupling CAPS around DRAM #0



# Basic set of Decoupling CAPS around DRAM #1




U801  
MT40A1G16HBA  
-P86388ec

2 DRAMs  
SHARED Bulk Cap  
DDR\_VDD1V2

DDR4  
1024M x 16 (E6GB)

INFO on VPP -->

Vpp must ramp at the same time or earlier than Vdd. Vpp must be equal to or higher than Vdd at all times.  
Micron spec Ipp7 = 30mA  
(for DDR4-2400)




U802  
MT40A1G16HBA  
-P86388ec


DDR4  
1024M x 16 (E6GB)

INFO on VPP -->



Vpp must ramp at the same time or earlier than Vdd. Vpp must be equal to or higher than Vdd at all times.  
Micron spec Ipp7 = 30mA  
(for DDR4-2400)






Should use this VTT caps configuration. Spread the caps around the Resistors smaller values closer to the Resistors.




VTT caps connecting the 1.2V VDDO rail must be placed on the bottom side of the board for add/cr/rl signals running on bottom and having the VDDO plane as reference.



Place those components more at the DRAM side than the SoC side.




Place those components at the last DRAM4 SDRAM



artosyn ARTOSYN CONFIDENTIAL

Designed by Wuping Wang	Project Name Skies EK V001	Rev 1.0.0
Date 2017.11.22	Size Custom	Page Title P08_DDR4-0
Descr: R45,ARTOSYN	Sheet 1 of 27	







## SOC EMMC &amp; SD

U501H

## EMMC

EMMC_D0//GP(C3)_0	H25	R1101	0R	SOC2EMMC_D0 [12]
EMMC_D1//GP(C3)_1	H26	R1105	0R	SOC2EMMC_D1 [12]
EMMC_D2//GP(C3)_2	J25	R1108	0R	SOC2EMMC_D2 [12]
EMMC_D3//GP(C3)_3	J26	R1110	0R	SOC2EMMC_D3 [12]
EMMC_D4//GP(C3)_4	K27	R1111	0R	SOC2EMMC_D4 [12]
EMMC_D5//GP(C3)_5	K28	R1112	0R	SOC2EMMC_D5 [12]
EMMC_D6//GP(C3)_6	L28	R1114	0R	SOC2EMMC_D6 [12]
EMMC_D7//GP(C3)_7	L27	R1115	0R	SOC2EMMC_D7 [12]

EMMC_CCLK_OUT//GP(B0)_2	J28	R1120	22R	SOC2EMMC_CLK [12]
EMMC_CCMD//GP(B0)_3	J27	R1122	0R	SOC2EMMC_CMD [12]
EMMC_PWR//GP(B0)_4	K22	R1125	0R	SOC2EMMC_PWR [12]


Sirius  
Socket\_42d8x38

U501I

## SD CARD

SD_CCLK_OUT/QSPI_SCK//GP(D2)_0	U28	Sirius_SD_CCLK_OUT
SD_CCMD/QSPI_CS_N//GP(D2)_1	U27	Sirius_SD_CCMD
SD_CARD_DETECT_N//GP(D2)_2	V28	Sirius_SD_CARD_DET_N
SD_CARD_WPRT/GP(D2)_3	V27	Sirius_SD_CARD_WPRT
SD_CDATA_0/QSPI_DATA_0//GP(D2)_4	W28	Sirius_SD_CDATA_0
SD_CDATA_1/QSPI_DATA_1//GP(D2)_5	W27	Sirius_SD_CDATA_1
SD_CDATA_2/QSPI_DATA_2//GP(D2)_6	Y28	Sirius_SD_CDATA_2
SD_CDATA_3/QSPI_DATA_3//GP(D2)_7	Y27	Sirius_SD_CDATA_3

Sirius  
Socket\_42d8x38







## 1



## C

C

A



**Note 2: DVDDRG must be short to DVDD33 if the external RGMII 3.3V is selected.**

**Note 3: CAPs(C1417/C1448) must be closed to pin28 for EMI consideration.**


**Note 4: L412/C1415/C1416 is selected for Switching Regulator mode;  
C1430/R1471 is selected for LDO mode;**

**Note 5: The Trace length between L412 and PHY Pin 30 must be within 0.5 cm, C1415 and C1416 to L1 must be within 0.5cm.**

**Note 6:** Any inductance or bead except L1 is not allowed on the path from REGOUT to DVDD10/AVDD10.

**Note 6: Any inductance or bead except L1 is not allowed on the path from REGOUT to DVDD10/AVDD10.**

	LED Resistances Setting
CFG_EXT=1'b1	R1430(NC), R1431, R1432, R1433(NC)
CFG_EXT=1'b0	R1430, R1431(NC), R1432(NC), R1433
CFG_LDO=1'b1	R1434(NC), R1437, R1438, R1439(NC)
CFG_LDO=1'b0	R1434, R1437(NC), R1438(NC), R1439
CFG_LDO1=1'b1	R1441(NC), R1442, R1443, R1444(NC)
CFG_LDO1=1'b0	R1441, R1442(NC), R1443(NC), R1444




A




A



## SOC:HDMI RX AND PCIE





## SOC:MIPI CSI RX\*8 AND TX\*2



<b>ARTOSYN CONFIDENTIAL</b>			
Designed by Wuping Wang	Project Name Sirius EK V001		Rev 1.0.0
Date 2017.11.22	Size B	Page Title P16_Sirius_Highspeed_2	
Dept: R&D, ARTOSYN		Sheet	16 of 27




SOC SPI



临时库！！！！

## UART&amp;CFG





Socket\_4208/38 digital IO




## 临时库！！！！

---


Debug UART & SPI & JTAG



## ARM 38Pins JTAG




Pin	Signal	Pin	Signal
36	TRACDATA[0]	37	TRACDATA[8]
36	TRACCTL	38	TRACDATA[9]
36	Logic1	33	TRACDATA[0]
35	Logic0	33	TRACDATA[1]
35	Logic0	33	TRACDATA[2]
35	TRACDATA[1]	27	TRACDATA[13]
26	TRACDATA[2]	25	TRACDATA[14]
24	TRACDATA[3]	23	TRACDATA[15]
22	TRACDATA[4]	22	TRIST
20	TRIST	20	TRIST
18	TRACDATA[5]	17	TRIS/SMDIO
16	TRACDATA[7]	15	TRIS/SBCLK
14	VSupply	13	TRIST
12	VREF	11	TRIS/SBIO
10	No connection	9	TRIS/SBIO
8	TRIGOUT/DBGACK	7	TRIGIN/DBGCS
6	TRACCLK	5	GND
4	No connection	3	No connection



 <b>ARTOSYN CONFIDENTIAL</b>			
Designed by Wuping Wang	Project Name <b>Sirius EK V901</b>		Rev 1.0.0
Date 2017.11.22	Size C	Page Title <b>P17_Sirius_SPI_UART_DBG</b>	
Dept: R&D, ARTOSYN		Sheet <b>17</b> of <b>27</b>	

# Sirius DVP

U501P



Socket\_428Bx38



DVP 0和MON OUT复用接口  
DVP 1和MON OUT复用接口  
DVP 0和TYPE C 兼容设计



临时库!!!

# Sirius I2S&GPIO


U501Q



Socket\_428Bx38



GPIO




Socket\_428Bx38

1.8v digital IO

临时库!!!


# Sirius I2C

U501S



Socket\_428Bx38

1.8v digital IO









临时库!!!

D








C

B


A




<b>artosyn</b> ARTOSYN CONFIDENTIAL			
Designed by Wuping Wang	Project Name Sirius EK V001		Rev 1.0.0
Date 2017.11.22	Size B	Page Title P19_CONN_HDMI	
Dept: R&D, ARTOSYN		Sheet	19 of 27




## PCIE接口保护？




 <b>ARTOSYN CONFIDENTIAL</b>				
Designed by Wuping Wang	Project Name <b>Sirius EK V001</b>			Rev 1.0.0
Date 2017.11.22	Size B	Page Title <b>P20_CONN_PCIE</b>		
Dept: R&D, ARTOSYN		Sheet	<b>20</b>	of <b>27</b>


## Sensor Connector




## Sensor I2C Switch




## Sensor MCLK router




## C




## B





```
PD Feature option:
1)Input and Output (TYPE C Conn VBUS) OVP;
2)Output (Input to output) OCP;
3)Reverse-Current blocking,Soft start;
*Source=output,connect to TYPE C CONN VBUS;
*VCC=Input,connect to System 5V
*Vclamp=0.047*Rmode+0.3=5.235V
*Ilimit=0.55/Rlimit*3870
```





- 1)Active cable,
- 2)Power good,
- 3)Dead battery,with in 100μs
- 4)Vconn OCP





 <b>ARTOSYN CONFIDENTIAL</b>			
Designed by Wuping Wang	Project Name Sirius EK V001		Rev 1.0.0
Date 2017.11.22	Size B	Page Title P24_CONN_DVP	
Dept: R&D, ARTOSYN		Sheet 24 of 27	





artosyn ARTOSYN CONFIDENTIAL			
Designed by Wuping Wang	Project Name Sirius EK V001		Rev 1.0.0
Date 2017.11.22	Size B	Page Title P25_CONN_Other	
Dept: R&D, ARTOSYN		Sheet	25 of 27

