

Version 1.00
Last Update 2017/03/24
Author 4351
Contents
General DFT spec
DFT Check-in requirements

Test Mode	Y/N
dc scan	v
IDDQ	Artosyn to control hard macro IP into sleep mode
ac scan	Y
ac mbist	Ү
boundary scan	Υ
IP test	covered by dedicated ATE mode
Test For OD mode	TBD
SPEC	Y/N
min dc scan test coverage	>96%, try to reach higher number
min ac scan test coverage	>80%
ATE memory limit	decided by VSI
scan chain length limit	decided by VSI
scan shift frequency	20M
speical MBIST algorithm	decided by VSI
MBIST diagnose	Υ
MBIST repair	N
number of IO pins for DFT	130
Timing signoff creteria	Υ
MBIST share bus	Υ
Delivery Data	Y/N
IO pin assignment(NC pin list, SiP pin list)	Artosyn to check Sip Requirements
clock structure diagram	Artosyn to provide diagram together with detailed instance list
memory documents	Artosyn to provide memory related documents
soft IP documents(test related)	Artosyn to provide DFT guideline of soft IP (test interface, etc.)
hard IP documents	Υ
OCC insertion points (Diagram+List)	Artosyn to provide
test mode config and hookupin list (scan, mbist, bsd)	Artosyn to provide test mode hookup pin
PLL/clock gen boot sequence in DFT mode	Artosyn to provide control pin name/pattern to enable OSC bypass mode(1.8v analog signal)
UPF files to define power switch/isolation enable hookup pin	Υ
memory ROM code files	Artosyn to provide after finalize code
·	
Check List/IO	Y/N
Check List/IO IO pin mux support DFT mode	Y/N owned by VSI
IO pin mux support DFT mode	•
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode	owned by VSI Artosyn to config
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable	owned by VSI Artosyn to config Artosyn to config *MS* pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock Clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL	owned by VSI Artosyn to config Artosyn to config *MS* pin to enable 1.8v mode SD IO **//N Artosyn to modify clock gen N N 20M
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock Clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock Clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP	owned by VSI Artosyn to config Artosyn to config *MS* pin to enable 1.8v mode SD IO *//V Artosyn to modify clock gen N N 20M
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock Clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to bypass divider in DFT mode
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stall at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer Artosyn to check
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer Artosyn to add mux for CA7 in MBIST mode
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer Artosyn to add mux for CA7 in MBIST mode Artosyn to add mux for CA7 in MBIST mode Artosyn to check
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock Clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer Artosyn to check Artosyn to add mux for CA7 in MBIST mode Artosyn to check Artosyn to check Artosyn to check Y
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap Check List/reset	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer Artosyn to add buffer Artosyn to add mux for CA7 in MBIST mode Artosyn to check Artosyn to check Y Y/N
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock Clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stall at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap Check List/reset clock gen divider reset controlled by IO pin	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer Artosyn to add buffer Artosyn to check Artosyn to add mux for CA7 in MBIST mode Artosyn to check Y Y/N Y
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stall at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap Check List/reset clock gen divider reset controlled by IO pin	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer Artosyn to check Artosyn to add mux for CA7 in MBIST mode Artosyn to check Y Y/N Y Y
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stat at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap Check List/reset clock gen divider reset controlled by IO pin PLL reset controlled by IO pin	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer Artosyn to add buffer Artosyn to add mux for CA7 in MBIST mode Artosyn to check Y Y/N Y Artosyn to add mux
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap Check List/reset clock gen divider reset controlled by IO pin PLL reset controlled by IO pin scan reset controller by IO pin don't share clock gen/PLL/scan reset	owned by VSI Artosyn to config Artosyn to config Artosyn to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to add buffer Artosyn to add buffer Artosyn to add buffer Artosyn to check Artosyn to check Y Y/N Y Artosyn to check Y Artosyn to check Y Artosyn to add mux Artosyn to add mux for CA7 in MBIST mode
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap Check List/reset clock gen divider reset controlled by IO pin PLL reset controller by IO pin don't share clock gen/PLL/scan reset bypass reset synchronize logic Check List/memory	owned by VSI Artosyn to config Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer Artosyn to add buffer Artosyn to check Artosyn to add mux for CA7 in MBIST mode Artosyn to check Y Y/N Y Artosyn to add mux Y Artosyn to add mux
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock Clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stal at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap Check List/reset clock gen divider reset controlled by IO pin PLL reset controlled by IO pin scan reset controller by IO pin don't share clock gen/PLL/scan reset bypass reset synchronize logic Check List/memory memory EMA pin setting stable in MBIST mode	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer Artosyn to add mux for CA7 in MBIST mode Artosyn to check Y Y/N Y Artosyn to add mux Y Artosyn to add mux
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock Clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stall at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap Check List/reset clock gen divider reset controlled by IO pin PLL reset controlled by IO pin scan reset controller by IO pin don't share clock gen/PLL/scan reset bypass reset synchronize logic Check List/memory memory EMA pin setting stable in MBIST mode same as function mode	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to bypass divider in DFT mode Artosyn to add buffer Artosyn to add buffer Artosyn to add mux for CA7 in MBIST mode Artosyn to check Y Y/N Y Artosyn to add mux Y Y Y Artosyn to add mux Y Y Y Artosyn to add mux Y Y Y Artosyn to add mux
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock Clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stall at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap Check List/reset clock gen divider reset controlled by IO pin PLL reset controlled by IO pin scan reset controller by IO pin don't share clock gen/PLI/scan reset bypass reset synchronize logic Check List/memory memory EMA pin setting stable in MBIST mode memory EMA pin setting in MBIST mode same as function mode Check List/power switch	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to add buffer Artosyn to add buffer Artosyn to check Artosyn to check Artosyn to check Y Y/N Y Artosyn to add mux Y Y/N Artosyn to add mux Artosyn to check Y Y/N Artosyn to check Artosyn to check Y Artosyn to check Y Artosyn to add mux Y Artosyn to add mux Y Y Artosyn to add mux Y Y Artosyn to add mux Y Y/N Artosyn to add Artosyn to check Artosyn to check
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock Clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stall at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap Check List/reset clock gen divider reset controlled by IO pin PLL reset controlled by IO pin scan reset controller by IO pin don't share clock gen/PLI/scan reset bypass reset synchronize logic Check List/memory memory EMA pin setting stable in MBIST mode memory EMA pin setting in MBIST mode same as function mode Check List/power switch power switch cell always turn on in DFT mode	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to add buffer Artosyn to check Artosyn to add mux for CA7 in MBIST mode Artosyn to check Y Y/N Artosyn to add mux Y Artosyn to add mux Artosyn to check Y Y/N Artosyn to add mux Y Artosyn to add control
IO pin mux support DFT mode IO control pin(pu/pd, driving strength) stable in DFT mode IO control pin(aplication voltage cfg) stable for multi-IO Check List/clock Clock gen support at speed scan/mbist mode (ref , PLL, gating, switch are stall at speed san/mbist clock frequency configuable use TAP controller/scan chain to configure at speed clock frequency OSC cell are not used as reference clock for PLL bypass IP output clock bypass clock divider in soft IP add don't touch buffer to prevent serial OCC insertion at speed san/mbist clock frequency same with function's adjust at speed clock frequency for multicycle memory path in MBIST mode at speed san/mbist clock frequency for OD application PLL Clocks bootstrap Check List/reset clock gen divider reset controlled by IO pin PLL reset controlled by IO pin scan reset controller by IO pin don't share clock gen/PLI/scan reset bypass reset synchronize logic Check List/memory memory EMA pin setting stable in MBIST mode memory EMA pin setting in MBIST mode same as function mode Check List/power switch	owned by VSI Artosyn to config Artosyn to config "MS" pin to enable 1.8v mode SD IO Y/N Artosyn to modify clock gen N N 20M Artosyn to add mux Artosyn to add buffer Artosyn to add buffer Artosyn to check Artosyn to check Artosyn to check Y Y/N Y Artosyn to add mux Y Y/N Artosyn to add mux Artosyn to check Y Y/N Artosyn to check Artosyn to check Y Artosyn to check Y Artosyn to add mux Y Artosyn to add mux Y Y Artosyn to add mux Y Y Artosyn to add mux Y Y/N Artosyn to add Artosyn to check Artosyn to check