



POWER INPUT


9v-17V Input



1.2V For SKY MODE




5V POWER




$$V_{out} = 0.8 * (1 + R_{up}/R_{down}) = 5.088V$$

1.2V For Ground MODE




5V CON POWER




$$V_{out} = 0.765 * (1 + R_{up}/R_{down}) = 5.049V$$

RESET BUTTON




3.3V & 1.8V Power Supply




$$V_{out} = 0.608 * (1 + R_{up}/R_{down}) = 3.340V$$

$$V_{out} = 0.608 * (1 + R_{up}/R_{down}) = 1.824V$$


SYSTEM RESET & WATCH DOG




USB





DBG CON




LED




LED SCREEN CON



Bidirection: A<-->B




DBG SPI




SKY/GROUND SW



ADC





FAN CON




FREQ SET


Reservd for ARM JTAG/1.8V









RATE_SELO	RATE_SEL1	Data Rate
0	0	1.485 or 1.485/1.001Gb/s
0	1	2.97 or 2.97/1.001Gb/s
1	X	270Mb/s

 ARTOSYN CONFIDENTIAL			
Designed by Wuping Wang	Project Name AR_LD_INTERFACE		Rev 1.0.0
Date 2018.02.28	Size C	Page Title P07_GROUND GS2972	
Dect: R&D, ARTOSYN		Sheet 7 of 11	


HDMI TX Connect



HDMI ESD



ITE66121



Pin Name	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D0	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D1	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D2	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D3	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D4	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D5	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D6	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D7	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D8	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D9	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D10	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D11	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D12	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D13	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D14	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D15	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D16	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D17	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D18	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D19	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D20	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D21	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D22	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D23	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
HSYNC	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
VSYSNC	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
DE	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
PCCLK	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D0	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D1	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D2	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D3	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D4	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D5	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D6	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D7	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D8	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D9	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D10	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D11	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D12	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D13	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D14	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D15	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D16	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D17	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D18	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D19	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D20	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D21	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D22	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
D23	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
HSYNC	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
VSYSNC	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
DE	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48
PCCLK	Y620-422-16-48	Y620-422-20-48	Y620-422-24-48

Table 4. Mappings of 16/20/24-bit Y620-422 with separate syncs

ARTOSYN CONFIDENTIAL

Designed by Wuping Wang	Project Name AR_LD_INTERFACE	Rev 1.0.0
Date 2018.02.28	Size B	Page Title P08_GROUND_HDMI_TX_ITE66121
Dept: R&D, ARTOSYN	Sheet 8	of 11

